From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL 00/22] target-arm queue
Date: Fri, 27 Jan 2017 15:31:55 +0000 [thread overview]
Message-ID: <1485531137-2362-1-git-send-email-peter.maydell@linaro.org> (raw)
ARM queue; the bulk of this is M profile bugfixes.
thanks
-- PMM
The following changes since commit 8a26d88507b51b7cc5dc40732e51ccc135fec0f6:
Merge remote-tracking branch 'remotes/berrange/tags/pull-qio-2017-01-26-1' into staging (2017-01-27 14:08:57 +0000)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20170127
for you to fetch changes up to 146871c33eb70ca7090a0a55e69e5a8f9b5eb102:
dma: omap: check dma channel data_type (2017-01-27 15:29:08 +0000)
----------------------------------------------------------------
target-arm queue:
* various minor M profile bugfixes
* aspeed/smc: handle dummy bytes when doing fast reads in command mode
* pflash_cfi01: fix per-device sector length in CFI table
* arm: stellaris: make MII accesses complete immediately
* hw/char/exynos4210_uart: Drop unused local variable frame_size
* arm_gicv3: Fix broken logic in ELRSR calculation
* dma: omap: check dma channel data_type
----------------------------------------------------------------
Cédric Le Goater (1):
aspeed/smc: handle dummy bytes when doing fast reads in command mode
Michael Davidsaver (12):
armv7m: MRS/MSR: handle unprivileged access
armv7m: Replace armv7m.hack with unassigned_access handler
armv7m: Explicit error for bad vector table
armv7m: Fix reads of CONTROL register bit 1
armv7m: Clear FAULTMASK on return from non-NMI exceptions
armv7m_nvic: keep a pointer to the CPU
armv7m: implement CCR, CFSR, HFSR, DFSR, BFAR, and MMFAR
armv7m: honour CCR.STACKALIGN on exception entry
armv7m: set CFSR.UNDEFINSTR on undefined instructions
armv7m: Honour CCR.USERSETMPEND
armv7m: FAULTMASK should be 0 on reset
arm: stellaris: make MII accesses complete immediately
Peter Maydell (8):
hw/registerfields.h: Pull FIELD etc macros out of hw/register.h
pflash_cfi01: fix per-device sector length in CFI table
target/arm: Drop IS_M() macro
armv7m: add state for v7M CCR, CFSR, HFSR, DFSR, MMFAR, BFAR
armv7m: Report no-coprocessor faults correctly
armv7m: R14 should reset to 0xffffffff
hw/char/exynos4210_uart: Drop unused local variable frame_size
arm_gicv3: Fix broken logic in ELRSR calculation
Prasad J Pandit (1):
dma: omap: check dma channel data_type
include/hw/compat.h | 4 ++
include/hw/register.h | 47 +------------
include/hw/registerfields.h | 60 +++++++++++++++++
target/arm/cpu.h | 62 +++++++++++++++--
target/arm/internals.h | 7 ++
hw/arm/armv7m.c | 8 ---
hw/block/pflash_cfi01.c | 22 ++++--
hw/char/exynos4210_uart.c | 6 +-
hw/dma/omap_dma.c | 10 ++-
hw/intc/arm_gicv3_cpuif.c | 2 +-
hw/intc/armv7m_nvic.c | 58 +++++++++++-----
hw/net/stellaris_enet.c | 5 +-
hw/ssi/aspeed_smc.c | 21 ++++++
linux-user/main.c | 1 +
target/arm/cpu.c | 50 ++++++++++++--
target/arm/helper.c | 160 +++++++++++++++++++++++++++-----------------
target/arm/machine.c | 12 ++--
target/arm/translate.c | 20 ++++--
18 files changed, 386 insertions(+), 169 deletions(-)
create mode 100644 include/hw/registerfields.h
next reply other threads:[~2017-01-27 15:32 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-27 15:31 Peter Maydell [this message]
2017-01-27 15:31 ` [Qemu-devel] [PULL 01/22] aspeed/smc: handle dummy bytes when doing fast reads in command mode Peter Maydell
2017-01-27 15:31 ` [Qemu-devel] [PULL 02/22] armv7m: MRS/MSR: handle unprivileged access Peter Maydell
2017-01-27 15:31 ` [Qemu-devel] [PULL 03/22] armv7m: Replace armv7m.hack with unassigned_access handler Peter Maydell
2017-01-27 15:31 ` [Qemu-devel] [PULL 04/22] armv7m: Explicit error for bad vector table Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 05/22] hw/registerfields.h: Pull FIELD etc macros out of hw/register.h Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 06/22] armv7m: Fix reads of CONTROL register bit 1 Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 07/22] armv7m: Clear FAULTMASK on return from non-NMI exceptions Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 08/22] pflash_cfi01: fix per-device sector length in CFI table Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 09/22] target/arm: Drop IS_M() macro Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 10/22] armv7m_nvic: keep a pointer to the CPU Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 11/22] armv7m: add state for v7M CCR, CFSR, HFSR, DFSR, MMFAR, BFAR Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 12/22] armv7m: implement CCR, CFSR, HFSR, DFSR, BFAR, and MMFAR Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 13/22] armv7m: honour CCR.STACKALIGN on exception entry Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 14/22] armv7m: set CFSR.UNDEFINSTR on undefined instructions Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 15/22] armv7m: Report no-coprocessor faults correctly Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 16/22] armv7m: Honour CCR.USERSETMPEND Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 17/22] armv7m: FAULTMASK should be 0 on reset Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 18/22] armv7m: R14 should reset to 0xffffffff Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 19/22] arm: stellaris: make MII accesses complete immediately Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 20/22] hw/char/exynos4210_uart: Drop unused local variable frame_size Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 21/22] arm_gicv3: Fix broken logic in ELRSR calculation Peter Maydell
2017-01-27 15:32 ` [Qemu-devel] [PULL 22/22] dma: omap: check dma channel data_type Peter Maydell
2017-01-27 16:12 ` [Qemu-devel] [PULL 00/22] target-arm queue no-reply
2017-01-30 10:23 ` Peter Maydell
-- strict thread matches above, loose matches on Subject: below --
2019-03-05 16:50 Peter Maydell
2019-03-05 19:23 ` Peter Maydell
2019-02-05 17:04 Peter Maydell
2019-02-05 18:03 ` no-reply
2019-02-05 18:04 ` no-reply
2019-02-05 18:27 ` no-reply
2019-02-05 19:36 ` Peter Maydell
2016-06-17 14:25 Peter Maydell
2016-06-17 16:06 ` Peter Maydell
2015-06-02 16:33 Peter Maydell
2015-06-04 10:44 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1485531137-2362-1-git-send-email-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).