From: Jose Ricardo Ziviani <joserz@linux.vnet.ibm.com>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, nikunj@linux.vnet.ibm.com
Subject: [Qemu-devel] [PATCH Risu v3 0/4] PPC64 Improvements
Date: Thu, 25 May 2017 16:10:19 -0300 [thread overview]
Message-ID: <1495739423-32326-1-git-send-email-joserz@linux.vnet.ibm.com> (raw)
v3:
- sent v2 in March and applied the review but, for some reason, this
patchset has never been sent.
- dropped ARCH parameter from makefile
- renamed *ppc64le.* to *ppc64.*
v2:
- applied code review
This patchset include initial support to PPC64 (Big-Endian), that is pretty
much the same: only some fixes in configure and risugen.
Also, it adds a better random initialization of VSX registers.
Jose Ricardo Ziviani (4):
risugen_ppc64: Load random 128-bit data to vector registers
configure: Add initial support to PPC64 (big endian)
risugen,risugen_ppc64.pm: Add support ppc64 (big-endian)
build: Add support to PowerPC BE and remove ARCH
build-all-archs | 2 +-
configure | 14 +---
risu_ppc64.c | 40 ++++++++++
risu_ppc64le.c | 40 ----------
risu_reginfo_ppc64.c | 193 +++++++++++++++++++++++++++++++++++++++++++++++++
risu_reginfo_ppc64.h | 28 +++++++
risu_reginfo_ppc64le.c | 193 -------------------------------------------------
risu_reginfo_ppc64le.h | 28 -------
risugen | 6 +-
risugen_ppc64.pm | 46 +++++++++---
test_ppc64.s | 49 +++++++++++++
test_ppc64le.s | 49 -------------
12 files changed, 353 insertions(+), 335 deletions(-)
create mode 100644 risu_ppc64.c
delete mode 100644 risu_ppc64le.c
create mode 100644 risu_reginfo_ppc64.c
create mode 100644 risu_reginfo_ppc64.h
delete mode 100644 risu_reginfo_ppc64le.c
delete mode 100644 risu_reginfo_ppc64le.h
create mode 100644 test_ppc64.s
delete mode 100644 test_ppc64le.s
--
2.7.4
next reply other threads:[~2017-05-25 19:11 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-05-25 19:10 Jose Ricardo Ziviani [this message]
2017-05-25 19:10 ` [Qemu-devel] [PATCH Risu v3 1/4] risugen_ppc64: Load random 128-bit data to vector registers Jose Ricardo Ziviani
2017-05-25 19:10 ` [Qemu-devel] [PATCH Risu v3 2/4] configure: Add initial support to PPC64 (big endian) Jose Ricardo Ziviani
2017-05-25 19:10 ` [Qemu-devel] [PATCH Risu v3 3/4] risugen, risugen_ppc64.pm: Add support ppc64 (big-endian) Jose Ricardo Ziviani
2017-05-25 19:10 ` [Qemu-devel] [PATCH Risu v3 4/4] build: Add support to PowerPC BE and remove ARCH Jose Ricardo Ziviani
2017-05-30 14:27 ` Peter Maydell
2017-05-30 18:55 ` joserz
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1495739423-32326-1-git-send-email-joserz@linux.vnet.ibm.com \
--to=joserz@linux.vnet.ibm.com \
--cc=nikunj@linux.vnet.ibm.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).