qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL 00/31] target-arm queue
Date: Thu,  7 Sep 2017 14:27:53 +0100	[thread overview]
Message-ID: <1504790904-17018-1-git-send-email-peter.maydell@linaro.org> (raw)

Second ARM pull request of this week; this one has my next
set of v8M patches and a handful of more minor stuff from
other people.

thanks
-- PMM

The following changes since commit 8ee5f9b3ecc94e3eb7a8235f4b2c3ec9024807f6:

  Merge remote-tracking branch 'remotes/kevin/tags/for-upstream' into staging (2017-09-07 10:45:18 +0100)

are available in the git repository at:

  git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20170907

for you to fetch changes up to c99a55d38dd5b5131f3fcbbaf41828a09ee62544:

  target/arm: Add Jazelle feature (2017-09-07 13:54:55 +0100)

----------------------------------------------------------------
target-arm:
 * cleanups converting to DEFINE_PROP_LINK
 * allwinner-a10: mark as not user-creatable
 * initial patches working towards ARMv8M support
 * implement generating aborts on memory transaction failures
 * make BXJ behave correctly (ie not UNDEF) on ARMv6-and-later

----------------------------------------------------------------
Fam Zheng (6):
      armv7m: Convert bitband.source-memory to DEFINE_PROP_LINK
      armv7m: Convert armv7m.memory to DEFINE_PROP_LINK
      gicv3: Convert to DEFINE_PROP_LINK
      xlnx_zynqmp: Convert to DEFINE_PROP_LINK
      xilinx_axienet: Convert to DEFINE_PROP_LINK
      xilinx_axidma: Convert to DEFINE_PROP_LINK

Peter Maydell (23):
      target/arm: Implement ARMv8M's PMSAv8 registers
      target/arm: Implement new PMSAv8 behaviour
      target/arm: Add state field, feature bit and migration for v8M secure state
      target/arm: Register second AddressSpace for secure v8M CPUs
      target/arm: Add MMU indexes for secure v8M
      target/arm: Make BASEPRI register banked for v8M
      target/arm: Make PRIMASK register banked for v8M
      target/arm: Make FAULTMASK register banked for v8M
      target/arm: Make CONTROL register banked for v8M
      nvic: Add NS alias SCS region
      target/arm: Make VTOR register banked for v8M
      target/arm: Make MPU_MAIR0, MPU_MAIR1 registers banked for v8M
      target/arm: Make MPU_RBAR, MPU_RLAR banked for v8M
      target/arm: Make MPU_RNR register banked for v8M
      target/arm: Make MPU_CTRL register banked for v8M
      target/arm: Make CCR register banked for v8M
      target/arm: Make MMFAR banked for v8M
      target/arm: Make CFSR register banked for v8M
      target/arm: Move regime_is_secure() to target/arm/internals.h
      target/arm: Implement BXNS, and banked stack pointers
      boards.h: Define new flag ignore_memory_transaction_failures
      hw/arm: Set ignore_memory_transaction_failures for most ARM boards
      target/arm: Implement new do_transaction_failed hook

Portia Stephens (1):
      target/arm: Add Jazelle feature

Thomas Huth (1):
      hw/arm/allwinner-a10: Mark the allwinner-a10 device with user_creatable = false

 include/hw/boards.h           |  11 ++
 include/hw/intc/armv7m_nvic.h |   1 +
 include/qom/cpu.h             |   7 +-
 target/arm/cpu.h              | 101 ++++++++++++--
 target/arm/helper.h           |   2 +
 target/arm/internals.h        |  36 +++++
 target/arm/translate.h        |   1 +
 hw/arm/allwinner-a10.c        |   2 +
 hw/arm/armv7m.c               |  16 +--
 hw/arm/aspeed.c               |   3 +
 hw/arm/collie.c               |   1 +
 hw/arm/cubieboard.c           |   1 +
 hw/arm/digic_boards.c         |   1 +
 hw/arm/exynos4_boards.c       |   2 +
 hw/arm/gumstix.c              |   2 +
 hw/arm/highbank.c             |   2 +
 hw/arm/imx25_pdk.c            |   1 +
 hw/arm/integratorcp.c         |   1 +
 hw/arm/kzm.c                  |   1 +
 hw/arm/mainstone.c            |   1 +
 hw/arm/musicpal.c             |   1 +
 hw/arm/netduino2.c            |   1 +
 hw/arm/nseries.c              |   2 +
 hw/arm/omap_sx1.c             |   2 +
 hw/arm/palm.c                 |   1 +
 hw/arm/raspi.c                |   1 +
 hw/arm/realview.c             |   4 +
 hw/arm/sabrelite.c            |   1 +
 hw/arm/spitz.c                |   4 +
 hw/arm/stellaris.c            |   2 +
 hw/arm/tosa.c                 |   1 +
 hw/arm/versatilepb.c          |   2 +
 hw/arm/vexpress.c             |   1 +
 hw/arm/xilinx_zynq.c          |   1 +
 hw/arm/xlnx-ep108.c           |   2 +
 hw/arm/xlnx-zynqmp.c          |   7 +-
 hw/arm/z2.c                   |   1 +
 hw/dma/xilinx_axidma.c        |  16 +--
 hw/intc/arm_gicv3_its_kvm.c   |  19 +--
 hw/intc/armv7m_nvic.c         | 291 ++++++++++++++++++++++++++++++++------
 hw/net/xilinx_axienet.c       |  16 +--
 qom/cpu.c                     |  16 +++
 target/arm/cpu.c              |  88 +++++++++---
 target/arm/helper.c           | 315 +++++++++++++++++++++++++++++++++---------
 target/arm/machine.c          | 105 ++++++++++++--
 target/arm/op_helper.c        |  43 ++++++
 target/arm/translate.c        |  54 +++++++-
 scripts/device-crash-test     |   1 -
 48 files changed, 978 insertions(+), 213 deletions(-)

             reply	other threads:[~2017-09-07 13:28 UTC|newest]

Thread overview: 39+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-09-07 13:27 Peter Maydell [this message]
2017-09-07 13:27 ` [Qemu-devel] [PULL 01/31] armv7m: Convert bitband.source-memory to DEFINE_PROP_LINK Peter Maydell
2017-09-07 13:27 ` [Qemu-devel] [PULL 02/31] armv7m: Convert armv7m.memory " Peter Maydell
2017-09-07 13:27 ` [Qemu-devel] [PULL 03/31] gicv3: Convert " Peter Maydell
2017-09-07 13:27 ` [Qemu-devel] [PULL 04/31] xlnx_zynqmp: " Peter Maydell
2017-09-07 13:27 ` [Qemu-devel] [PULL 05/31] xilinx_axienet: " Peter Maydell
2017-09-07 13:27 ` [Qemu-devel] [PULL 06/31] xilinx_axidma: " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 07/31] hw/arm/allwinner-a10: Mark the allwinner-a10 device with user_creatable = false Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 08/31] target/arm: Implement ARMv8M's PMSAv8 registers Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 09/31] target/arm: Implement new PMSAv8 behaviour Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 10/31] target/arm: Add state field, feature bit and migration for v8M secure state Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 11/31] target/arm: Register second AddressSpace for secure v8M CPUs Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 12/31] target/arm: Add MMU indexes for secure v8M Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 13/31] target/arm: Make BASEPRI register banked for v8M Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 14/31] target/arm: Make PRIMASK " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 15/31] target/arm: Make FAULTMASK " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 16/31] target/arm: Make CONTROL " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 17/31] nvic: Add NS alias SCS region Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 18/31] target/arm: Make VTOR register banked for v8M Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 19/31] target/arm: Make MPU_MAIR0, MPU_MAIR1 registers " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 20/31] target/arm: Make MPU_RBAR, MPU_RLAR " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 21/31] target/arm: Make MPU_RNR register " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 22/31] target/arm: Make MPU_CTRL " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 23/31] target/arm: Make CCR " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 24/31] target/arm: Make MMFAR " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 25/31] target/arm: Make CFSR register " Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 26/31] target/arm: Move regime_is_secure() to target/arm/internals.h Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 27/31] target/arm: Implement BXNS, and banked stack pointers Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 28/31] boards.h: Define new flag ignore_memory_transaction_failures Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 29/31] hw/arm: Set ignore_memory_transaction_failures for most ARM boards Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 30/31] target/arm: Implement new do_transaction_failed hook Peter Maydell
2017-09-07 13:28 ` [Qemu-devel] [PULL 31/31] target/arm: Add Jazelle feature Peter Maydell
2017-09-07 16:48 ` [Qemu-devel] [PULL 00/31] target-arm queue Peter Maydell
  -- strict thread matches above, loose matches on Subject: below --
2018-06-08 12:44 Peter Maydell
2018-06-11 10:12 ` Peter Maydell
2017-09-21 16:41 Peter Maydell
2017-09-21 17:28 ` Peter Maydell
2014-12-23 13:53 Peter Maydell
2014-12-23 17:46 ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1504790904-17018-1-git-send-email-peter.maydell@linaro.org \
    --to=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).