From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] [PULL 00/18] target-arm queue
Date: Thu, 14 Sep 2017 18:52:35 +0100 [thread overview]
Message-ID: <1505411573-27848-1-git-send-email-peter.maydell@linaro.org> (raw)
ARM queue: nothing particularly exciting, but 18 patches
is enough to send out.
thanks
-- PMM
The following changes since commit 3dabde1128b671f36ac6cb36b97b273139964420:
Merge remote-tracking branch 'remotes/dgilbert/tags/pull-hmp-20170914' into staging (2017-09-14 16:33:02 +0100)
are available in the git repository at:
git://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20170914
for you to fetch changes up to ce3bc112cdb1d462e2d52eaa17a7314e7f3af504:
mps2-an511: Fix wiring of UART overflow interrupt lines (2017-09-14 18:43:19 +0100)
----------------------------------------------------------------
target-arm queue:
* v7M: various code cleanups
* v7M: set correct BFSR bits on bus fault
* v7M: clear exclusive monitor on reset and exception entry/exit
* v7M: don't apply priority mask to negative priorities
* zcu102: support 'secure' and 'virtualization' machine properties
* aarch64: fix ERET single stepping
* gpex: implement PCI INTx routing
* mps2-an511: fix UART overflow interrupt line wiring
----------------------------------------------------------------
Alistair Francis (5):
xlnx-ep108: Rename to ZCU102
xlnx-zcu102: Manually create the machines
xlnx-zcu102: Add a machine level secure property
xlnx-zcu102: Add a machine level virtualization property
xlnx-zcu102: Mark the EP108 machine as deprecated
Jaroslaw Pelczar (1):
AArch64: Fix single stepping of ERET instruction
Peter Maydell (8):
target/arm: Use M_REG_NUM_BANKS rather than hardcoding 2
target/arm: Clear exclusive monitor on v7M reset, exception entry/exit
target/arm: Get PRECISERR and IBUSERR the right way round
nvic: Don't apply group priority mask to negative priorities
target/arm: Remove unnecessary '| 0xf0000000' from do_v7m_exception_exit()
target/arm: Add and use defines for EXCRET constants
target/arm: Rename 'type' to 'excret' in do_v7m_exception_exit()
mps2-an511: Fix wiring of UART overflow interrupt lines
Pranavkumar Sawargaonkar (3):
hw/pci-host/gpex: Set INTx index/gsi mapping
hw/arm/virt: Set INTx/gsi mapping
hw/pci-host/gpex: Implement PCI INTx routing
Richard Henderson (1):
target/arm: Avoid an extra temporary for store_exclusive
hw/arm/Makefile.objs | 2 +-
include/hw/arm/xlnx-zynqmp.h | 2 +
include/hw/pci-host/gpex.h | 3 +
target/arm/cpu.h | 35 +++---
target/arm/internals.h | 20 ++++
hw/arm/mps2.c | 4 +-
hw/arm/virt.c | 1 +
hw/arm/xlnx-ep108.c | 139 -----------------------
hw/arm/xlnx-zcu102.c | 259 +++++++++++++++++++++++++++++++++++++++++++
hw/arm/xlnx-zynqmp.c | 3 +-
hw/intc/armv7m_nvic.c | 11 +-
hw/pci-host/gpex.c | 22 ++++
target/arm/cpu.c | 6 +
target/arm/helper.c | 43 ++++---
target/arm/op_helper.c | 2 +-
target/arm/translate-a64.c | 27 ++---
16 files changed, 382 insertions(+), 197 deletions(-)
delete mode 100644 hw/arm/xlnx-ep108.c
create mode 100644 hw/arm/xlnx-zcu102.c
next reply other threads:[~2017-09-14 17:52 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-09-14 17:52 Peter Maydell [this message]
2017-09-14 17:52 ` [Qemu-devel] [PULL 01/18] target/arm: Use M_REG_NUM_BANKS rather than hardcoding 2 Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 02/18] target/arm: Clear exclusive monitor on v7M reset, exception entry/exit Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 03/18] target/arm: Get PRECISERR and IBUSERR the right way round Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 04/18] nvic: Don't apply group priority mask to negative priorities Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 05/18] target/arm: Remove unnecessary '| 0xf0000000' from do_v7m_exception_exit() Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 06/18] target/arm: Add and use defines for EXCRET constants Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 07/18] target/arm: Rename 'type' to 'excret' in do_v7m_exception_exit() Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 08/18] xlnx-ep108: Rename to ZCU102 Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 09/18] xlnx-zcu102: Manually create the machines Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 10/18] xlnx-zcu102: Add a machine level secure property Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 11/18] xlnx-zcu102: Add a machine level virtualization property Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 12/18] xlnx-zcu102: Mark the EP108 machine as deprecated Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 13/18] AArch64: Fix single stepping of ERET instruction Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 14/18] target/arm: Avoid an extra temporary for store_exclusive Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 15/18] hw/pci-host/gpex: Set INTx index/gsi mapping Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 16/18] hw/arm/virt: Set INTx/gsi mapping Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 17/18] hw/pci-host/gpex: Implement PCI INTx routing Peter Maydell
2017-09-14 17:52 ` [Qemu-devel] [PULL 18/18] mps2-an511: Fix wiring of UART overflow interrupt lines Peter Maydell
2017-09-15 17:59 ` [Qemu-devel] [PULL 00/18] target-arm queue Peter Maydell
-- strict thread matches above, loose matches on Subject: below --
2017-07-17 12:44 Peter Maydell
2017-07-18 1:46 ` no-reply
2017-07-18 10:40 ` Peter Maydell
2016-06-27 14:44 Peter Maydell
2016-06-27 15:35 ` Peter Maydell
2015-08-25 15:23 Peter Maydell
2015-08-25 17:02 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1505411573-27848-1-git-send-email-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).