From: Aleksandar Markovic <aleksandar.markovic@rt-rk.com>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org, amarkovic@wavecomp.com
Subject: [Qemu-devel] [PULL v2 00/12] MIPS queue for January 17, 2019 - v2
Date: Fri, 18 Jan 2019 17:59:33 +0100 [thread overview]
Message-ID: <1547830785-7079-1-git-send-email-aleksandar.markovic@rt-rk.com> (raw)
From: Aleksandar Markovic <amarkovic@wavecomp.com>
The following changes since commit 681d61362d3f766a00806b89d6581869041f73cb:
Merge remote-tracking branch 'remotes/jnsnow/tags/bitmaps-pull-request' into staging (2019-01-17 12:48:42 +0000)
are available in the git repository at:
https://github.com/AMarkovic/qemu tags/mips-queue-january-17-2019-v2
for you to fetch changes up to a168a796e1c251787fcdf2d9ca1e9e69cb86ffcd:
target/mips: Introduce 32 R5900 multimedia registers (2019-01-18 16:53:28 +0100)
----------------------------------------------------------------
MIPS queue for January 17, 2019 - v2
v1->v2:
- fixed "make check" error
content:
- provide access to configuration registers SAARI, SAAR, and
MemoryMapID
- update Inter-Thread Communication Unit
- CP0-related cleanups
- introduce R5900 multimedia registers
----------------------------------------------------------------
Aleksandar Markovic (6):
target/mips: Move comment containing summary of CP0 registers
target/mips: Add preprocessor constants for 32 major CP0 registers
target/mips: Use preprocessor constants for 32 major CP0 registers
target/mips: Amend preprocessor constants for CP0 registers
target/mips: Add CP0 register MemoryMapID
target/mips: Rename 'rn' to 'register_name'
Fredrik Noring (1):
target/mips: Introduce 32 R5900 multimedia registers
Yongbok Kim (5):
target/mips: Add fields for SAARI and SAAR CP0 registers
target/mips: Provide R/W access to SAARI and SAAR CP0 registers
target/mips: Add field and R/W access to ITU control register ICR0
target/mips: Update ITU to utilize SAARI and SAAR CP0 registers
target/mips: Update ITU to handle bus errors
hw/mips/cps.c | 8 +
hw/misc/mips_itu.c | 73 ++-
include/hw/misc/mips_itu.h | 8 +
target/mips/cpu.h | 331 +++++++++---
target/mips/helper.h | 6 +
target/mips/internal.h | 1 +
target/mips/machine.c | 7 +-
target/mips/op_helper.c | 64 +++
target/mips/translate.c | 1192 +++++++++++++++++++++++---------------------
9 files changed, 1042 insertions(+), 648 deletions(-)
--
2.7.4
next reply other threads:[~2019-01-18 17:00 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-18 16:59 Aleksandar Markovic [this message]
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 01/12] target/mips: Move comment containing summary of CP0 registers Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 02/12] target/mips: Add preprocessor constants for 32 major " Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 03/12] target/mips: Use " Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 04/12] target/mips: Add fields for SAARI and SAAR " Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 05/12] target/mips: Provide R/W access to " Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 06/12] target/mips: Add field and R/W access to ITU control register ICR0 Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 07/12] target/mips: Update ITU to utilize SAARI and SAAR CP0 registers Aleksandar Markovic
2019-02-14 18:40 ` Peter Maydell
2019-02-14 18:58 ` Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 08/12] target/mips: Update ITU to handle bus errors Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 09/12] target/mips: Amend preprocessor constants for CP0 registers Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 10/12] target/mips: Add CP0 register MemoryMapID Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 11/12] target/mips: Rename 'rn' to 'register_name' Aleksandar Markovic
2019-01-18 16:59 ` [Qemu-devel] [PULL v2 12/12] target/mips: Introduce 32 R5900 multimedia registers Aleksandar Markovic
2020-11-14 18:23 ` Philippe Mathieu-Daudé
2020-12-12 10:19 ` Fredrik Noring
2019-01-21 19:19 ` [Qemu-devel] [PULL v2 00/12] MIPS queue for January 17, 2019 - v2 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1547830785-7079-1-git-send-email-aleksandar.markovic@rt-rk.com \
--to=aleksandar.markovic@rt-rk.com \
--cc=amarkovic@wavecomp.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).