From: Paolo Bonzini <pbonzini@redhat.com>
To: qemu-devel@nongnu.org
Cc: ehabkost@redhat.com
Subject: [PULL 0/4] x86 updates for QEMU 4.2-rc
Date: Thu, 21 Nov 2019 16:36:45 +0100 [thread overview]
Message-ID: <1574350609-29518-1-git-send-email-pbonzini@redhat.com> (raw)
The following changes since commit 39e2821077e6dcf788b7c2a9ef50970ec7995437:
Update version for v4.2.0-rc2 release (2019-11-19 19:34:10 +0000)
are available in the git repository at:
git://github.com/bonzini/qemu.git tags/for-upstream
for you to fetch changes up to 02fa60d10137ed2ef17534718d7467e0d2170142:
i386: Add -noTSX aliases for hle=off, rtm=off CPU models (2019-11-21 16:35:05 +0100)
----------------------------------------------------------------
* x86 updates for Intel errata (myself, Eduardo)
* the big ugly list of x86 VMX features, which was targeted for 5.0 but
caused a Libvirt regression (myself)
----------------------------------------------------------------
The diffstat is scary, but 90% of the patches are adding initializers to
the CPU model definitions.
Eduardo Habkost (2):
i386: Add new versions of Skylake/Cascadelake/Icelake without TSX
i386: Add -noTSX aliases for hle=off, rtm=off CPU models
Paolo Bonzini (2):
target/i386: add VMX features to named CPU models
target/i386: add support for MSR_IA32_TSX_CTRL
target/i386/cpu.c | 759 +++++++++++++++++++++++++++++++++++++++++++++++++-
target/i386/cpu.h | 5 +
target/i386/kvm.c | 13 +
target/i386/machine.c | 20 ++
4 files changed, 796 insertions(+), 1 deletion(-)
--
1.8.3.1
next reply other threads:[~2019-11-21 15:39 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-11-21 15:36 Paolo Bonzini [this message]
2019-11-21 15:36 ` [PULL 1/4] target/i386: add VMX features to named CPU models Paolo Bonzini
2019-11-21 15:36 ` [PULL 2/4] target/i386: add support for MSR_IA32_TSX_CTRL Paolo Bonzini
2019-11-21 15:36 ` [PULL 3/4] i386: Add new versions of Skylake/Cascadelake/Icelake without TSX Paolo Bonzini
2019-11-21 15:36 ` [PULL 4/4] i386: Add -noTSX aliases for hle=off, rtm=off CPU models Paolo Bonzini
2019-11-21 16:56 ` [PULL 0/4] x86 updates for QEMU 4.2-rc no-reply
2019-11-21 18:25 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1574350609-29518-1-git-send-email-pbonzini@redhat.com \
--to=pbonzini@redhat.com \
--cc=ehabkost@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).