qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Paolo Bonzini <pbonzini@redhat.com>
To: Alastair D'Silva <alastair@au1.ibm.com>
Cc: "Cédric Le Goater" <clg@kaod.org>,
	qemu-arm@nongnu.org, qemu-devel@nongnu.org,
	"Peter Maydell" <peter.maydell@linaro.org>,
	"Andrew Jeffery" <andrew@aj.id.au>,
	"Joel Stanley" <joel@jms.id.au>
Subject: Re: [Qemu-devel] [PATCH 2/4] qtest: Support named interrupts
Date: Wed, 23 Nov 2016 04:43:01 -0500 (EST)	[thread overview]
Message-ID: <1761115996.1384447.1479894181425.JavaMail.zimbra@redhat.com> (raw)
In-Reply-To: <1479856790.11116.111.camel@au1.ibm.com>



----- Original Message -----
> From: "Alastair D'Silva" <alastair@au1.ibm.com>
> To: "Paolo Bonzini" <pbonzini@redhat.com>, "Cédric Le Goater" <clg@kaod.org>, qemu-arm@nongnu.org
> Cc: qemu-devel@nongnu.org, "Peter Maydell" <peter.maydell@linaro.org>, "Andrew Jeffery" <andrew@aj.id.au>, "Joel
> Stanley" <joel@jms.id.au>
> Sent: Wednesday, November 23, 2016 12:19:50 AM
> Subject: Re: [PATCH 2/4] qtest: Support named interrupts
> 
> On Tue, 2016-11-22 at 23:39 +0100, Paolo Bonzini wrote:
> > On 22/11/2016 23:31, Alastair D'Silva wrote:
> > > > 
> > > > This seems wrong.  The IRQ should not be modifiable by the
> > > > test.
> > > 
> > > Thanks Paolo, could you please advise as to why that is?
> 
> Could you answer this please? I would like to understand why.

Well, I didn't know yet until I knew what the GPIO line was for. :)

But in general, the idea is that the qtest acts as the CPU.  The test
cases can control the passing of time precisely, and they can _observe_
additional events (such as interrupts or GPIO lines) but they don't inject
anything that the CPU cannot inject.  The reason is to make the tests
more like small programs.  It does mean that you are limited by the
connections of the board.

> > > The situation I am addressing is that I device under test that
> > > changes
> > > behaviour when a GPIO line is raised. Is there another way I should
> > > be
> > > raising that line from within qtest?
> > 
> > What causes the GPIO line to be raised in the normal emulated case?
>
> It would be wired to a GPIO line from the host microcontroller, under
> software control.

Note I said the normal emulated case, not the real hardware case.
Is there a GPIO controller that is not yet part of the ASpeed models?

If the emulated ASpeed board cannot yet work with FOut, I would just
leave it out of the testcases.

Paolo

> In this test case, the device is connected to a "borrowed" board via
> the command line:
>     snprintf(args, sizeof(args), "-display none -machine imx25-pdk "
>             "-device rx8900,bus=i2c.0,address=0x%x,id=%s",
>             RX8900_ADDR, RX8900_TEST_ID);
> 
> I couldn't see a way to wire in the the GPIO to the host via the
> command line, but even if there was, manipulating it would require
> manipulating the host CPU, which would broaden the scope of the test.

> At the moment, the test has no dependency on/interaction with the host
> CPU, it's just using it to provide an I2C bus.

  reply	other threads:[~2016-11-23  9:43 UTC|newest]

Thread overview: 22+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-11-17  4:36 [Qemu-devel] [PATCH 0/4] Add support for the Epson RX8900 RTC to the aspeed board Alastair D'Silva
2016-11-17  4:36 ` [Qemu-devel] [PATCH 1/4] arm: Uniquely name imx25 I2C buses Alastair D'Silva
2016-11-17  7:50   ` Cédric Le Goater
2016-11-17  4:36 ` [Qemu-devel] [PATCH 2/4] qtest: Support named interrupts Alastair D'Silva
2016-11-22 17:22   ` Cédric Le Goater
2016-11-22 17:24     ` Paolo Bonzini
2016-11-22 22:31       ` Alastair D'Silva
2016-11-22 22:39         ` Paolo Bonzini
2016-11-22 23:19           ` Alastair D'Silva
2016-11-23  9:43             ` Paolo Bonzini [this message]
2016-11-23 10:05               ` [Qemu-devel] [Qemu-arm] " Edgar E. Iglesias
2016-11-23 10:34                 ` Paolo Bonzini
2016-11-17  4:36 ` [Qemu-devel] [PATCH 3/4] hw/timer: Add Epson RX8900 RTC support Alastair D'Silva
2016-11-17  8:29   ` Cédric Le Goater
2016-11-18  0:19     ` Alastair D'Silva
2016-11-18  8:52       ` Cédric Le Goater
2016-11-17  4:36 ` [Qemu-devel] [PATCH 4/4] arm: Add an RX8900 RTC to the ASpeed board Alastair D'Silva
2016-11-22 16:56   ` Cédric Le Goater
2016-11-23  0:46     ` Alastair D'Silva
2016-11-23  8:48       ` Cédric Le Goater
2016-11-24  0:15         ` Andrew Jeffery
2016-11-17 15:33 ` [Qemu-devel] [PATCH 0/4] Add support for the Epson RX8900 RTC to the aspeed board no-reply

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1761115996.1384447.1479894181425.JavaMail.zimbra@redhat.com \
    --to=pbonzini@redhat.com \
    --cc=alastair@au1.ibm.com \
    --cc=andrew@aj.id.au \
    --cc=clg@kaod.org \
    --cc=joel@jms.id.au \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).