From: "Cédric Le Goater" <clg@kaod.org>
To: Kane Chen <kane_chen@aspeedtech.com>,
Peter Maydell <peter.maydell@linaro.org>,
Steven Lee <steven_lee@aspeedtech.com>,
Troy Lee <leetroy@gmail.com>,
Jamin Lin <jamin_lin@aspeedtech.com>,
Andrew Jeffery <andrew@codeconstruct.com.au>,
Joel Stanley <joel@jms.id.au>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>,
"open list:All patches CC here" <qemu-devel@nongnu.org>,
Yubin Zou <yubinz@google.com>
Cc: Troy Lee <troy_lee@aspeedtech.com>
Subject: Re: [PATCH v2 16/17] hw/arm/aspeed: Model AST1700 SGPIOM block as unimplemented device
Date: Wed, 12 Nov 2025 08:06:23 +0100 [thread overview]
Message-ID: <188cb6be-97dc-4818-a035-2ef845c59807@kaod.org> (raw)
In-Reply-To: <SI6PR06MB7631AD1B0C7457F8890AAA08F7CFA@SI6PR06MB7631.apcprd06.prod.outlook.com>
Hello,
On 11/11/25 02:33, Kane Chen wrote:
> Hi Cédric,
>
> Thanks for the information. I'll investigate this model and integrate it.
Help with reviewing is welcome !
Thanks,
C.
>
> Best Regards,
> Kane
>> -----Original Message-----
>> From: Cédric Le Goater <clg@kaod.org>
>> Sent: Tuesday, November 11, 2025 12:15 AM
>> To: Kane Chen <kane_chen@aspeedtech.com>; Peter Maydell
>> <peter.maydell@linaro.org>; Steven Lee <steven_lee@aspeedtech.com>; Troy
>> Lee <leetroy@gmail.com>; Jamin Lin <jamin_lin@aspeedtech.com>; Andrew
>> Jeffery <andrew@codeconstruct.com.au>; Joel Stanley <joel@jms.id.au>;
>> open list:ASPEED BMCs <qemu-arm@nongnu.org>; open list:All patches CC
>> here <qemu-devel@nongnu.org>; Yubin Zou <yubinz@google.com>
>> Cc: Troy Lee <troy_lee@aspeedtech.com>
>> Subject: Re: [PATCH v2 16/17] hw/arm/aspeed: Model AST1700 SGPIOM block
>> as unimplemented device
>>
>> Hello,
>>
>> On 11/5/25 04:58, Kane Chen wrote:
>>> From: Kane-Chen-AS <kane_chen@aspeedtech.com>
>>>
>>> AST1700 includes an SGPIOM block, but QEMU has no functional model yet.
>>
>> Does the series "hw/gpio: Add Aspeed Serial GPIO (SGPIO) controller" [1]
>> proposed by Yubin Zou fill this gap ?
>>
>> Thanks,
>>
>> C.
>>
>> [1]
>> https://lore.kernel.org//qemu-devel/20251106-aspeed-sgpio-v1-0-b0260937
>> 16fa@google.com
>>
>>
>>> Expose it as an unimplemented device so the address space is reserved
>>> and the missing functionality is explicit to users/guests.
>>>
>>> Signed-off-by: Kane-Chen-AS <kane_chen@aspeedtech.com>
>>> ---
>>> include/hw/misc/aspeed_ast1700.h | 1 +
>>> hw/misc/aspeed_ast1700.c | 16 ++++++++++++++++
>>> 2 files changed, 17 insertions(+)
>>>
>>> diff --git a/include/hw/misc/aspeed_ast1700.h
>>> b/include/hw/misc/aspeed_ast1700.h
>>> index 4048d31154..8ada3a7775 100644
>>> --- a/include/hw/misc/aspeed_ast1700.h
>>> +++ b/include/hw/misc/aspeed_ast1700.h
>>> @@ -44,6 +44,7 @@ struct AspeedAST1700SoCState {
>>> AspeedWDTState wdt[AST1700_WDT_NUM];
>>>
>>> UnimplementedDeviceState i3c;
>>> + UnimplementedDeviceState sgpiom;
>>> };
>>>
>>> #endif /* ASPEED_AST1700_H */
>>> diff --git a/hw/misc/aspeed_ast1700.c b/hw/misc/aspeed_ast1700.c index
>>> 37b2946fc0..66a5f21d27 100644
>>> --- a/hw/misc/aspeed_ast1700.c
>>> +++ b/hw/misc/aspeed_ast1700.c
>>> @@ -19,6 +19,7 @@
>>> #define AST2700_SOC_LTPI_SIZE 0x01000000
>>> #define AST1700_SOC_SRAM_SIZE 0x00040000
>>> #define AST1700_SOC_I3C_SIZE 0x00010000
>>> +#define AST1700_SOC_SGPIOM_SIZE 0x00002000
>>>
>>> enum {
>>> ASPEED_AST1700_DEV_SPI0,
>>> @@ -26,6 +27,7 @@ enum {
>>> ASPEED_AST1700_DEV_ADC,
>>> ASPEED_AST1700_DEV_SCU,
>>> ASPEED_AST1700_DEV_GPIO,
>>> + ASPEED_AST1700_DEV_SGPIOM,
>>> ASPEED_AST1700_DEV_I2C,
>>> ASPEED_AST1700_DEV_I3C,
>>> ASPEED_AST1700_DEV_UART12,
>>> @@ -40,6 +42,7 @@ static const hwaddr aspeed_ast1700_io_memmap[] =
>> {
>>> [ASPEED_AST1700_DEV_ADC] = 0x00C00000,
>>> [ASPEED_AST1700_DEV_SCU] = 0x00C02000,
>>> [ASPEED_AST1700_DEV_GPIO] = 0x00C0B000,
>>> + [ASPEED_AST1700_DEV_SGPIOM] = 0x00C0C000,
>>> [ASPEED_AST1700_DEV_I2C] = 0x00C0F000,
>>> [ASPEED_AST1700_DEV_I3C] = 0x00C20000,
>>> [ASPEED_AST1700_DEV_UART12] = 0x00C33B00,
>>> @@ -162,6 +165,15 @@ static void aspeed_ast1700_realize(DeviceState
>> *dev, Error **errp)
>>>
>> aspeed_ast1700_io_memmap[ASPEED_AST1700_DEV_LTPI_CTRL],
>>>
>>> sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->ltpi), 0));
>>>
>>> + /* SGPIOM */
>>> + qdev_prop_set_string(DEVICE(&s->sgpiom), "name", "ioexp-sgpiom");
>>> + qdev_prop_set_uint64(DEVICE(&s->sgpiom), "size",
>> AST1700_SOC_SGPIOM_SIZE);
>>> + sysbus_realize(SYS_BUS_DEVICE(&s->sgpiom), errp);
>>> + memory_region_add_subregion_overlap(&s->iomem,
>>> +
>> aspeed_ast1700_io_memmap[ASPEED_AST1700_DEV_SGPIOM],
>>> +
>> sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->sgpiom), 0),
>>> + -1000);
>>> +
>>> /* WDT */
>>> for (i = 0; i < AST1700_WDT_NUM; i++) {
>>> AspeedWDTClass *awc =
>> ASPEED_WDT_GET_CLASS(&s->wdt[i]); @@
>>> -225,6 +237,10 @@ static void aspeed_ast1700_instance_init(Object *obj)
>>> object_initialize_child(obj, "ltpi-ctrl",
>>> &s->ltpi, TYPE_ASPEED_LTPI);
>>>
>>> + /* SGPIOM */
>>> + object_initialize_child(obj, "ioexp-sgpiom[*]", &s->sgpiom,
>>> + TYPE_UNIMPLEMENTED_DEVICE);
>>> +
>>> /* WDT */
>>> for (i = 0; i < AST1700_WDT_NUM; i++) {
>>> snprintf(typename, sizeof(typename), "aspeed.wdt-%s",
>>> socname);
>
next prev parent reply other threads:[~2025-11-12 7:07 UTC|newest]
Thread overview: 46+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-05 3:58 [PATCH v2 00/17] hw/arm/aspeed: AST1700 LTPI support and device hookups Kane Chen via
2025-11-05 3:58 ` [PATCH v2 01/17] hw/arm/aspeed: Add LTPI controller Kane Chen via
2025-11-07 13:07 ` Cédric Le Goater
2025-11-05 3:58 ` [PATCH v2 02/17] hw/arm/aspeed: Attach LTPI controller to AST27X0 platform Kane Chen via
2025-11-07 13:08 ` Cédric Le Goater
2025-11-05 3:58 ` [PATCH v2 03/17] hw/arm/aspeed: Add AST1700 LTPI expander device model Kane Chen via
2025-11-07 13:10 ` Cédric Le Goater
2025-11-05 3:58 ` [PATCH v2 04/17] hw/arm/aspeed: Integrate AST1700 device into AST27X0 Kane Chen via
2025-11-07 13:30 ` Cédric Le Goater
2025-11-05 3:58 ` [PATCH v2 05/17] hw/arm/aspeed: Integrate interrupt controller for AST1700 Kane Chen via
2025-11-07 13:36 ` Cédric Le Goater
2025-11-10 2:09 ` Kane Chen
2025-11-05 3:58 ` [PATCH v2 06/17] hw/arm/aspeed: Attach LTPI controller to AST1700 model Kane Chen via
2025-11-07 13:36 ` Cédric Le Goater
2025-11-10 2:05 ` Kane Chen
2025-11-05 3:58 ` [PATCH v2 07/17] hw/arm/aspeed: Attach UART device " Kane Chen via
2025-11-10 16:04 ` Cédric Le Goater
2025-11-11 5:46 ` Jan Kiszka
2025-11-05 3:58 ` [PATCH v2 08/17] hw/arm/aspeed: Attach SRAM " Kane Chen via
2025-11-10 16:08 ` Cédric Le Goater
2025-11-11 1:42 ` Kane Chen
2025-11-05 3:58 ` [PATCH v2 09/17] hw/arm/aspeed: Attach SPI " Kane Chen via
2025-11-05 21:20 ` Nabih Estefan
2025-11-06 10:11 ` Kane Chen
2025-11-06 10:21 ` Cédric Le Goater
2025-11-07 5:39 ` Kane Chen
2025-11-07 7:54 ` Cédric Le Goater
2025-11-05 3:58 ` [PATCH v2 10/17] hw/arm/aspeed: Attach ADC " Kane Chen via
2025-11-05 3:58 ` [PATCH v2 11/17] hw/arm/aspeed: Attach SCU " Kane Chen via
2025-11-05 3:58 ` [PATCH v2 12/17] hw/arm/aspeed: Attach GPIO " Kane Chen via
2025-11-05 3:58 ` [PATCH v2 13/17] hw/arm/aspeed: Attach I2C " Kane Chen via
2025-11-05 3:58 ` [PATCH v2 14/17] hw/arm/aspeed: Attach WDT " Kane Chen via
2025-11-05 3:58 ` [PATCH v2 15/17] hw/arm/aspeed: Model AST1700 I3C block as unimplemented device Kane Chen via
2025-11-07 8:06 ` Cédric Le Goater
2025-11-07 8:41 ` Kane Chen
2025-11-05 3:58 ` [PATCH v2 16/17] hw/arm/aspeed: Model AST1700 SGPIOM " Kane Chen via
2025-11-10 16:14 ` Cédric Le Goater
2025-11-11 1:33 ` Kane Chen
2025-11-12 7:06 ` Cédric Le Goater [this message]
2025-11-05 3:58 ` [PATCH v2 17/17] hw/arm/aspeed: Model AST1700 PWM " Kane Chen via
2025-11-10 16:16 ` Cédric Le Goater
2025-11-11 1:27 ` Kane Chen
2025-11-05 10:27 ` [PATCH v2 00/17] hw/arm/aspeed: AST1700 LTPI support and device hookups Cédric Le Goater
2025-11-05 10:34 ` Kane Chen
2025-11-10 16:43 ` Cédric Le Goater
2025-11-11 2:32 ` Kane Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=188cb6be-97dc-4818-a035-2ef845c59807@kaod.org \
--to=clg@kaod.org \
--cc=andrew@codeconstruct.com.au \
--cc=jamin_lin@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=kane_chen@aspeedtech.com \
--cc=leetroy@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=troy_lee@aspeedtech.com \
--cc=yubinz@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).