From: Thomas Huth <thuth@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>,
qemu-devel@nongnu.org, Bernhard Beschow <shentey@gmail.com>
Subject: Re: [PULL 31/43] hw/arm: Add i.MX 8M Plus EVK board
Date: Wed, 12 Mar 2025 10:40:19 +0100 [thread overview]
Message-ID: <1cdb6643-8fcc-4bd8-93fc-fcc93589c9a3@redhat.com> (raw)
In-Reply-To: <20250225180510.1318207-32-peter.maydell@linaro.org>
On 25/02/2025 19.04, Peter Maydell wrote:
> From: Bernhard Beschow <shentey@gmail.com>
>
> As a first step, implement the bare minimum: CPUs, RAM, interrupt controller,
> serial. All other devices of the A53 memory map are represented as
> TYPE_UNIMPLEMENTED_DEVICE, i.e. the whole memory map is provided. This allows
> for running Linux without it crashing due to invalid memory accesses.
>
> Signed-off-by: Bernhard Beschow <shentey@gmail.com>
> Message-id: 20250223114708.1780-5-shentey@gmail.com
> Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
> [PMM: drop 'static const' from serial_table[] definition to avoid
> compile failure on GCC 7.5]
> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
> ---
...
> +static const TypeInfo fsl_imx8mp_types[] = {
> + {
> + .name = TYPE_FSL_IMX8MP,
> + .parent = TYPE_DEVICE,
> + .instance_size = sizeof(FslImx8mpState),
> + .instance_init = fsl_imx8mp_init,
> + .class_init = fsl_imx8mp_class_init,
> + },
> +};
> +
> +DEFINE_TYPES(fsl_imx8mp_types)
Hi Bernhard, hi Peter,
this device can be used to crash QEMU quite easily:
$ ./qemu-system-aarch64 -M virt -device fsl-imx8mp
**
ERROR:../../devel/qemu/tcg/tcg.c:1006:tcg_register_thread: assertion failed:
(n < tcg_max_ctxs)
Bail out! ERROR:../../devel/qemu/tcg/tcg.c:1006:tcg_register_thread:
assertion failed: (n < tcg_max_ctxs)
Aborted (core dumped)
Should it maybe be marked with "user_creatable = false" to avoid this?
Thomas
next prev parent reply other threads:[~2025-03-12 9:41 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-25 18:04 [PULL 00/43] target-arm queue Peter Maydell
2025-02-25 18:04 ` [PULL 01/43] hw/arm/smmuv3: Fill u.f_cd_fetch.addr for SMMU_EVT_F_CD_FETCH Peter Maydell
2025-02-25 18:04 ` [PULL 02/43] hw/arm/virt: Support larger highmem MMIO regions Peter Maydell
2025-02-25 18:04 ` [PULL 03/43] monitor/hmp-cmds.c: Clean up hmp_dumpdtb printf Peter Maydell
2025-02-25 18:04 ` [PULL 04/43] hw/openrisc: Support monitor dumpdtb command Peter Maydell
2025-02-25 18:04 ` [PULL 05/43] hw/mips/boston: Check for error return from boston_fdt_filter() Peter Maydell
2025-02-25 18:04 ` [PULL 06/43] hw/mips/boston: Support dumpdtb monitor commands Peter Maydell
2025-02-25 18:04 ` [PULL 07/43] hw: Centralize handling of -machine dumpdtb option Peter Maydell
2025-02-25 18:04 ` [PULL 08/43] hw/core/machine.c: Make -machine dumpdtb=file.dtb with no DTB an error Peter Maydell
2025-02-25 18:04 ` [PULL 09/43] fpu: Make targets specify floatx80 default Inf at runtime Peter Maydell
2025-02-25 18:04 ` [PULL 10/43] target/m68k: Avoid using floatx80_infinity global const Peter Maydell
2025-02-25 18:04 ` [PULL 11/43] target/i386: " Peter Maydell
2025-02-25 18:04 ` [PULL 12/43] fpu: Pass float_status to floatx80_is_infinity() Peter Maydell
2025-02-25 18:04 ` [PULL 13/43] fpu: Make targets specify whether floatx80 Inf can have Int bit clear Peter Maydell
2025-02-25 18:04 ` [PULL 14/43] fpu: Pass float_status to floatx80_invalid_encoding() Peter Maydell
2025-02-25 18:04 ` [PULL 15/43] fpu: Make floatx80 invalid encoding settable at runtime Peter Maydell
2025-02-25 18:04 ` [PULL 16/43] fpu: Move m68k_denormal fmt flag into floatx80_behaviour Peter Maydell
2025-02-25 18:04 ` [PULL 17/43] fpu: Always decide no_signaling_nans() at runtime Peter Maydell
2025-02-25 18:04 ` [PULL 18/43] fpu: Always decide snan_bit_is_one() " Peter Maydell
2025-02-25 18:04 ` [PULL 19/43] fpu: Don't compile-time disable hardfloat for PPC targets Peter Maydell
2025-02-25 18:04 ` [PULL 20/43] fpu: Build only once Peter Maydell
2025-02-25 18:04 ` [PULL 21/43] target/arm: Move TCG-only VFP code into tcg/ subdir Peter Maydell
2025-02-25 18:04 ` [PULL 22/43] target/arm: Move FPSCR get/set helpers to tcg/vfp_helper.c Peter Maydell
2025-02-25 18:04 ` [PULL 23/43] target/arm: Move softfloat specific FPCR/FPSR handling to tcg/ Peter Maydell
2025-02-25 18:04 ` [PULL 24/43] target/arm: Rename vfp_helper.c to vfp_fpscr.c Peter Maydell
2025-02-25 18:04 ` [PULL 25/43] target/arm/hvf: Disable SME feature Peter Maydell
2025-02-25 18:04 ` [PULL 26/43] target/arm/hvf: sign extend the data for a load operation when SSE=1 Peter Maydell
2025-02-25 18:04 ` [PULL 27/43] hw/misc/npcm_clk: fix buffer-overflow Peter Maydell
2025-02-25 18:04 ` [PULL 28/43] hw/usb/hcd-dwc3: Align global registers size with Linux Peter Maydell
2025-02-25 18:04 ` [PULL 29/43] hw/pci-host/designware: Prevent device attachment on internal PCIe root bus Peter Maydell
2025-02-25 18:04 ` [PULL 30/43] hw/gpio/pca955*: Move Kconfig switches next to implementations Peter Maydell
2025-02-25 18:04 ` [PULL 31/43] hw/arm: Add i.MX 8M Plus EVK board Peter Maydell
2025-03-12 9:40 ` Thomas Huth [this message]
2025-03-12 10:05 ` Philippe Mathieu-Daudé
2025-03-12 10:20 ` Peter Maydell
2025-03-12 10:27 ` Philippe Mathieu-Daudé
2025-03-12 10:44 ` Cédric Le Goater
2025-03-12 11:13 ` Peter Maydell
2025-03-12 16:33 ` Bernhard Beschow
2025-02-25 18:04 ` [PULL 32/43] hw/arm/fsl-imx8mp: Implement clock tree Peter Maydell
2025-02-25 18:04 ` [PULL 33/43] hw/arm/fsl-imx8mp: Add SNVS Peter Maydell
2025-02-25 18:05 ` [PULL 34/43] hw/arm/fsl-imx8mp: Add USDHC storage controllers Peter Maydell
2025-02-25 18:05 ` [PULL 35/43] hw/arm/fsl-imx8mp: Add PCIe support Peter Maydell
2025-02-25 18:05 ` [PULL 36/43] hw/arm/fsl-imx8mp: Add GPIO controllers Peter Maydell
2025-02-25 18:05 ` [PULL 37/43] hw/arm/fsl-imx8mp: Add I2C controllers Peter Maydell
2025-02-25 18:05 ` [PULL 38/43] hw/arm/fsl-imx8mp: Add SPI controllers Peter Maydell
2025-02-25 18:05 ` [PULL 39/43] hw/arm/fsl-imx8mp: Add watchdog support Peter Maydell
2025-02-25 18:05 ` [PULL 40/43] hw/arm/fsl-imx8mp: Implement general purpose timers Peter Maydell
2025-02-25 18:05 ` [PULL 41/43] hw/arm/fsl-imx8mp: Add Ethernet controller Peter Maydell
2025-02-25 18:05 ` [PULL 42/43] hw/arm/fsl-imx8mp: Add USB support Peter Maydell
2025-02-25 18:05 ` [PULL 43/43] hw/arm/fsl-imx8mp: Add on-chip RAM Peter Maydell
2025-03-03 12:13 ` [PULL 00/43] target-arm queue Stefan Hajnoczi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1cdb6643-8fcc-4bd8-93fc-fcc93589c9a3@redhat.com \
--to=thuth@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=shentey@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).