From: "Philippe Mathieu-Daudé" <philmd@linaro.org>
To: Jonathan Cameron <Jonathan.Cameron@Huawei.com>
Cc: qemu-devel@nongnu.org, "Michael Tsirkin" <mst@redhat.com>,
"Fan Ni" <fan.ni@samsung.com>,
linux-cxl@vger.kernel.org, linuxarm@huawei.com,
"Ira Weiny" <ira.weiny@intel.com>,
"Michael Roth" <michael.roth@amd.com>,
"Dave Jiang" <dave.jiang@intel.com>,
"Markus Armbruster" <armbru@redhat.com>,
"Daniel P . Berrangé" <berrange@redhat.com>,
"Eric Blake" <eblake@redhat.com>,
"Mike Maslenkin" <mike.maslenkin@gmail.com>,
"Marc-André Lureau" <marcandre.lureau@redhat.com>,
"Thomas Huth" <thuth@redhat.com>
Subject: Re: [PATCH v6 1/4] bswap: Add the ability to store to an unaligned 24 bit field
Date: Fri, 19 May 2023 18:43:28 +0200 [thread overview]
Message-ID: <1eb91ba2-a2e0-44e4-a07b-badccef1fe42@linaro.org> (raw)
In-Reply-To: <20230519172404.0000649e@Huawei.com>
On 19/5/23 18:24, Jonathan Cameron wrote:
> On Fri, 19 May 2023 18:08:30 +0200
> Philippe Mathieu-Daudé <philmd@linaro.org> wrote:
>
>> On 19/5/23 16:18, Jonathan Cameron wrote:
>>> From: Ira Weiny <ira.weiny@intel.com>
>>>
>>> CXL has 24 bit unaligned fields which need to be stored to. CXL is
>>> specified as little endian.
>>>
>>> Define st24_le_p() and the supporting functions to store such a field
>>> from a 32 bit host native value.
>>>
>>> The use of b, w, l, q as the size specifier is limiting. So "24" was
>>> used for the size part of the function name.
>>>
>>> Signed-off-by: Ira Weiny <ira.weiny@intel.com>
>>> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
>>> ---
>>> docs/devel/loads-stores.rst | 1 +
>>> include/qemu/bswap.h | 27 +++++++++++++++++++++++++++
>>> 2 files changed, 28 insertions(+)
>>>
>>> diff --git a/docs/devel/loads-stores.rst b/docs/devel/loads-stores.rst
>>> index d2cefc77a2..82a79e91d9 100644
>>> --- a/docs/devel/loads-stores.rst
>>> +++ b/docs/devel/loads-stores.rst
>>> @@ -36,6 +36,7 @@ store: ``st{size}_{endian}_p(ptr, val)``
>>> ``size``
>>> - ``b`` : 8 bits
>>> - ``w`` : 16 bits
>>> + - ``24`` : 24 bits
>>> - ``l`` : 32 bits
>>> - ``q`` : 64 bits
>>>
>>> diff --git a/include/qemu/bswap.h b/include/qemu/bswap.h
>>> index 15a78c0db5..f546b1fc06 100644
>>> --- a/include/qemu/bswap.h
>>> +++ b/include/qemu/bswap.h
>>> @@ -8,11 +8,25 @@
>>> #undef bswap64
>>> #define bswap64(_x) __builtin_bswap64(_x)
>>>
>>> +static inline uint32_t bswap24(uint32_t x)
>>> +{
>>> + assert((x & 0xff000000U) == 0);
>>
>> Asserting here is a bit violent. In particular because there is no
>> contract description that x should be less than N bits for bswapN()
>> in "qemu/bswap.h" API.
>>
>> But if you rather to assert ...
>
>
> I'm fine either way. You asked for it when reviewing v4...
> https://lore.kernel.org/all/28a9d97a-b252-a33f-1ac0-cd36264b29ab@linaro.org/
Never too late to improve oneself ;)
One month later I'm afraid the assertion would fire too often,
resulting in unnecessary pain to developers (in particular the
non-QEMU ones).
>>
>>> +
>>> + return (((x & 0x000000ffU) << 16) |
>>> + ((x & 0x0000ff00U) << 0) |
>>> + ((x & 0x00ff0000U) >> 16));
>>> +}
>>> +
>>> static inline void bswap16s(uint16_t *s)
>>> {
>>> *s = __builtin_bswap16(*s);
>>> }
>>>
>>> +static inline void bswap24s(uint32_t *s)
>>> +{
>>> + *s = bswap24(*s & 0x00ffffffU);
>>
>> ... and sanitize the value here ...
>>
>>> +}
>>> +
>>> static inline void bswap32s(uint32_t *s)
>>> {
>>> *s = __builtin_bswap32(*s);
>>> @@ -26,11 +40,13 @@ static inline void bswap64s(uint64_t *s)
>>> #if HOST_BIG_ENDIAN
>>> #define be_bswap(v, size) (v)
>>> #define le_bswap(v, size) glue(__builtin_bswap, size)(v)
>>> +#define le_bswap24(v) bswap24(v)
>>
>> ... then shouldn't you sanitize also here?
>>
>
> Good point. I forgot that detail whilst fighting with s390
> cross builds earlier ;)
>
>> Personally I'd just drop the assertion.
>
> I'm fine with doing that.
>
> Jonathan
>
>>
>>> #define be_bswaps(v, size)
>>> #define le_bswaps(p, size) \
>>> do { *p = glue(__builtin_bswap, size)(*p); } while (0)
>>> #else
>>> #define le_bswap(v, size) (v)
>>> +#define le_bswap24(v) (v)
>>> #define be_bswap(v, size) glue(__builtin_bswap, size)(v)
>>> #define le_bswaps(v, size)
>>> #define be_bswaps(p, size) \
>>> @@ -176,6 +192,7 @@ CPU_CONVERT(le, 64, uint64_t)
>>> * size is:
>>> * b: 8 bits
>>> * w: 16 bits
>>> + * 24: 24 bits
>>> * l: 32 bits
>>> * q: 64 bits
>>> *
>>> @@ -248,6 +265,11 @@ static inline void stw_he_p(void *ptr, uint16_t v)
>>> __builtin_memcpy(ptr, &v, sizeof(v));
>>> }
>>>
>>> +static inline void st24_he_p(void *ptr, uint32_t v)
>>> +{
>>> + __builtin_memcpy(ptr, &v, 3);
>>> +}
>>> +
>>> static inline int ldl_he_p(const void *ptr)
>>> {
>>> int32_t r;
>>> @@ -297,6 +319,11 @@ static inline void stw_le_p(void *ptr, uint16_t v)
>>> stw_he_p(ptr, le_bswap(v, 16));
>>> }
>>>
>>> +static inline void st24_le_p(void *ptr, uint32_t v)
>>> +{
>>> + st24_he_p(ptr, le_bswap24(v));
>>> +}
>>> +
>>> static inline void stl_le_p(void *ptr, uint32_t v)
>>> {
>>> stl_he_p(ptr, le_bswap(v, 32));
>>
>> Conditional to removing the assertion in bswap24():
>> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
>>
>
next prev parent reply other threads:[~2023-05-19 16:43 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-19 14:17 [PATCH v6 0/4] hw/cxl: Poison get, inject, clear Jonathan Cameron via
2023-05-19 14:18 ` [PATCH v6 1/4] bswap: Add the ability to store to an unaligned 24 bit field Jonathan Cameron via
2023-05-19 16:08 ` Philippe Mathieu-Daudé
2023-05-19 16:24 ` Jonathan Cameron via
2023-05-19 16:43 ` Philippe Mathieu-Daudé [this message]
2023-05-20 12:37 ` Peter Maydell
2023-05-20 13:15 ` BALATON Zoltan
2023-05-20 15:15 ` Richard Henderson
2023-05-20 17:08 ` Philippe Mathieu-Daudé
2023-05-21 9:05 ` Michael S. Tsirkin
2023-05-22 12:09 ` Jonathan Cameron via
2023-05-22 11:59 ` Jonathan Cameron via
2023-05-19 14:18 ` [PATCH v6 2/4] hw/cxl: QMP based poison injection support Jonathan Cameron via
2023-05-22 11:20 ` Jonathan Cameron via
2023-05-19 14:18 ` [PATCH v6 3/4] hw/cxl: Add poison injection via the mailbox Jonathan Cameron via
2023-05-19 14:18 ` [PATCH v6 4/4] hw/cxl: Add clear poison mailbox command support Jonathan Cameron via
2023-05-19 17:48 ` Ira Weiny
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1eb91ba2-a2e0-44e4-a07b-badccef1fe42@linaro.org \
--to=philmd@linaro.org \
--cc=Jonathan.Cameron@Huawei.com \
--cc=armbru@redhat.com \
--cc=berrange@redhat.com \
--cc=dave.jiang@intel.com \
--cc=eblake@redhat.com \
--cc=fan.ni@samsung.com \
--cc=ira.weiny@intel.com \
--cc=linux-cxl@vger.kernel.org \
--cc=linuxarm@huawei.com \
--cc=marcandre.lureau@redhat.com \
--cc=michael.roth@amd.com \
--cc=mike.maslenkin@gmail.com \
--cc=mst@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).