From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1Dhog9-0006uD-MV
	for qemu-devel@nongnu.org; Mon, 13 Jun 2005 09:08:37 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1Dhofy-0006rz-KT
	for qemu-devel@nongnu.org; Mon, 13 Jun 2005 09:08:26 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1Dhofy-0006gq-AK
	for qemu-devel@nongnu.org; Mon, 13 Jun 2005 09:08:26 -0400
Received: from [62.254.210.129] (helo=bacchus.net.dhis.org)
	by monty-python.gnu.org with esmtp
	(TLS-1.0:DHE_RSA_3DES_EDE_CBC_SHA:24) (Exim 4.34) id 1DhoXn-00021o-Qv
	for qemu-devel@nongnu.org; Mon, 13 Jun 2005 09:00:00 -0400
Date: Mon, 13 Jun 2005 13:56:10 +0100
From: Ralf Baechle <ralf@linux-mips.org>
Message-ID: <20050613125610.GB4890@linux-mips.org>
References: <20050613105944.GA19704@linux-mips.org>
	<17069.29065.124810.728626@gargle.gargle.HOWL>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <17069.29065.124810.728626@gargle.gargle.HOWL>
Subject: [Qemu-devel] Re: Qemu for MIPS
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Dominic Sweetman <dom@mips.com>
Cc: linux-mips@linux-mips.org, Jocelyn Mayer <l_indien@magic.fr>, qemu-devel@nongnu.org

On Mon, Jun 13, 2005 at 12:44:09PM +0100, Dominic Sweetman wrote:

> > Known bugs:
> > 
> >  o ll/sc don't use a ll_bit like the real hardware thus right now any atomic
> >    functions aren't really atomic.
> 
> I suppose you know that the CPUs all implement "break link on
> exception" by zeroing the link bit on an 'eret'?  That doesn't sound
> too hard...

It's not hard to add the llbit indeed - maybe I'm trying to hard to be
obscure use compatible.  Generally Qemu is trading the highest accuracy
of emulation for speed ...

> Arguably, an emulator should not provide the LLaddr register at all.
> It's optional and "only available for debug" - and probably such
> debugging is possible another way in an emulator.  Robust software
> shouldn't depend on assuming the contents make sense.

The only use I've seen for this register is having it being used as a
cp0 scratch register allowing to save the entire 31 GPRs.  Very old
Linux/MIPS used to do that but it doesn't match the reality of MIPS ABIs,
so I gave up on that very soon.  Like 11 years agp :)

> Not quite there yet... but well done, again.

  Ralf