From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1DoKYM-0006O4-5H
	for qemu-devel@nongnu.org; Fri, 01 Jul 2005 08:23:30 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1DoKYC-0006IM-UF
	for qemu-devel@nongnu.org; Fri, 01 Jul 2005 08:23:21 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1DoKYC-0006Aj-Qe
	for qemu-devel@nongnu.org; Fri, 01 Jul 2005 08:23:20 -0400
Received: from [65.74.133.11] (helo=mail.codesourcery.com)
	by monty-python.gnu.org with esmtp
	(TLS-1.0:DHE_RSA_3DES_EDE_CBC_SHA:24) (Exim 4.34) id 1DoKXx-0006w8-C9
	for qemu-devel@nongnu.org; Fri, 01 Jul 2005 08:23:05 -0400
From: Paul Brook <paul@codesourcery.com>
Subject: Re: [Qemu-devel] mini documentation of "info registers" output
Date: Fri, 1 Jul 2005 13:17:43 +0100
References: <200507011133.49905.a_mulyadi@softhome.net>
In-Reply-To: <200507011133.49905.a_mulyadi@softhome.net>
MIME-Version: 1.0
Content-Type: text/plain;
  charset="iso-8859-1"
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
Message-Id: <200507011317.43863.paul@codesourcery.com>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org, a_mulyadi@softhome.net

On Friday 01 July 2005 05:33, Mulyadi Santosa wrote:
> Dear list
>
> Here is a little cheat sheet for you to better understand what "info
> registers" shows on qemu's monitor. This infomations are strictly for
> x86

> CCS : Compiled Code Source (?)

Condition Code Source.

> CCD : Compiled Code Destination (?)

Condition Code Source.

> CCO : (?) instruction name

Condition Code Operation

These 3 are used to implement lazy flag evaluation. Most x86 instructions set 
the condition code flags, but only a relatively small subset of instructions 
actually use these flags.

Calculating the flags at every operation would be very slow. Instead qemu just 
remembers the destination, one source operand and the instruction class of a 
flag setting operation, then lazily evaluates the flags as needed.

Paul