* [Qemu-devel] [PATCH 3/3] Fix interrupt masking
@ 2005-08-15 8:58 Ralf Baechle
0 siblings, 0 replies; only message in thread
From: Ralf Baechle @ 2005-08-15 8:58 UTC (permalink / raw)
To: Fabrice Bellard, qemu-devel
Only take interrupts that are actually enabled in the CPU's interrupt mask
in c0_status.
cpu-exec.c | 2 +-
1 files changed, 1 insertion(+), 1 deletion(-)
Index: qemu-mips/cpu-exec.c
===================================================================
--- qemu-mips.orig/cpu-exec.c
+++ qemu-mips/cpu-exec.c
@@ -307,7 +307,7 @@ int cpu_exec(CPUState *env1)
#elif defined(TARGET_MIPS)
if ((interrupt_request & CPU_INTERRUPT_HARD) &&
(env->CP0_Status & (1 << CP0St_IE)) &&
- (env->CP0_Cause & 0x0000FF00) &&
+ (env->CP0_Status & env->CP0_Cause & 0x0000FF00) &&
!(env->hflags & MIPS_HFLAG_EXL) &&
!(env->hflags & MIPS_HFLAG_ERL) &&
!(env->hflags & MIPS_HFLAG_DM)) {
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2005-08-15 9:02 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2005-08-15 8:58 [Qemu-devel] [PATCH 3/3] Fix interrupt masking Ralf Baechle
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).