From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1HOhMJ-0003Ya-Sk
	for qemu-devel@nongnu.org; Tue, 06 Mar 2007 16:38:11 -0500
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1HOhMH-0003XZ-7b
	for qemu-devel@nongnu.org; Tue, 06 Mar 2007 16:38:11 -0500
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1HOhMG-0003XO-Qv
	for qemu-devel@nongnu.org; Tue, 06 Mar 2007 16:38:08 -0500
Received: from mx20.gnu.org ([199.232.41.8])
	by monty-python.gnu.org with esmtps (TLS-1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.60) (envelope-from <ths@networkno.de>) id 1HOhMF-0006NO-1B
	for qemu-devel@nongnu.org; Tue, 06 Mar 2007 16:38:07 -0500
Received: from phoenix.bawue.net ([193.7.176.60] helo=mail.bawue.net)
	by mx20.gnu.org with esmtp (Exim 4.52) id 1HOh1T-0007np-9L
	for qemu-devel@nongnu.org; Tue, 06 Mar 2007 16:16:39 -0500
Date: Tue, 6 Mar 2007 21:13:23 +0000
Subject: Re: [Qemu-devel] [PATCH] Choose emulated MIPS CPU at runtime
Message-ID: <20070306211323.GD16210@networkno.de>
References: <20070306154919.25DD766CA6@smtp4-g19.free.fr>
	<20070306173746.GB16210@networkno.de>
	<45EDBEA0.8070401@mail.berlios.de>
	<20070306210501.GC16210@networkno.de>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20070306210501.GC16210@networkno.de>
From: Thiemo Seufer <ths@networkno.de>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Stefan Weil <weil@mail.berlios.de>
Cc: qemu-devel@nongnu.org

Thiemo Seufer wrote:
[snip]
> > I think this could be done similar to the FPU
> > switch, but I don't have a list of the differences, and there are
> > no MIPS32R2 markers in the QEMU code :-(
> 
> The specificiation for MIPS{32,64}R{1,2} used to be hidden behind a
> "free registration" nag screen at http://www.mips.com/ . Unfortunately
> it isn't ATM, it apparently fell through the cracks of the website
> relaunch.

It was only well hidden:
http://www.mips.com/products/resource_library/product_materials/


Thiemo