From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1HVkvX-0004Il-4N
	for qemu-devel@nongnu.org; Mon, 26 Mar 2007 04:51:43 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1HVkvV-0004FW-7U
	for qemu-devel@nongnu.org; Mon, 26 Mar 2007 04:51:42 -0400
Received: from [199.232.76.173] (helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1HVkvV-0004FP-55
	for qemu-devel@nongnu.org; Mon, 26 Mar 2007 03:51:41 -0500
Received: from phoenix.bawue.net ([193.7.176.60] helo=mail.bawue.net)
	by monty-python.gnu.org with esmtps
	(TLS-1.0:DHE_RSA_AES_256_CBC_SHA1:32) (Exim 4.60)
	(envelope-from <ths@networkno.de>) id 1HVktG-0002qe-Nu
	for qemu-devel@nongnu.org; Mon, 26 Mar 2007 04:49:22 -0400
Date: Mon, 26 Mar 2007 09:49:40 +0100
Subject: Re: [Qemu-devel] [RFC] support more than 2 execution modes
Message-ID: <20070326084940.GA23564@networkno.de>
References: <1174892411.6794.18.camel@rapid>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1174892411.6794.18.camel@rapid>
From: Thiemo Seufer <ths@networkno.de>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: "J. Mayer" <l_indien@magic.fr>
Cc: qemu-devel@nongnu.org

J. Mayer wrote:
> It appears that some targets may need more than the 2 "standard"
> execution modes.
> For example, PowerPC 64 has 3 execution modes: hypervisor, supervisor
> and problem state.
> Another example is alpha which has 4 execution modes (even if Linux
> seems to use only two of them).
> 
> My proposal is to increase the number of the tlb_tables entries in a way
> that would be selected at compile time in order to keep good
> performances for other emulated targets that do not need this feature.
> 
> You'll find attached a short patch implementing it. With this patch, one
> would just have to properly define CPU_MEM_INDEX and is_user flags for
> those targets.
> 
> Please comment.

Looks good to me, as it will help to implement MIPS supervisor mode
some day. :-)


Thiemo