From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43)
	id 1KCy2i-00057p-Fq
	for qemu-devel@nongnu.org; Sun, 29 Jun 2008 10:38:16 -0400
Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43)
	id 1KCy2g-000569-Ct
	for qemu-devel@nongnu.org; Sun, 29 Jun 2008 10:38:15 -0400
Received: from [199.232.76.173] (port=42883 helo=monty-python.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.43) id 1KCy2g-00055q-55
	for qemu-devel@nongnu.org; Sun, 29 Jun 2008 10:38:14 -0400
Received: from mail.codesourcery.com ([65.74.133.4]:59977)
	by monty-python.gnu.org with esmtps
	(TLS-1.0:DHE_RSA_AES_256_CBC_SHA1:32) (Exim 4.60)
	(envelope-from <paul@codesourcery.com>) id 1KCy2f-0006wZ-Me
	for qemu-devel@nongnu.org; Sun, 29 Jun 2008 10:38:13 -0400
From: Paul Brook <paul@codesourcery.com>
Subject: Re: [Qemu-devel] [PATCH 1/3] Change qemu_set_irq() to return status
	information.
Date: Sun, 29 Jun 2008 15:38:10 +0100
References: <20080629140120.5626.1590.stgit@gleb-debian.qumranet.com.qumranet.com>
	<20080629140220.5626.33071.stgit@gleb-debian.qumranet.com.qumranet.com>
In-Reply-To: <20080629140220.5626.33071.stgit@gleb-debian.qumranet.com.qumranet.com>
MIME-Version: 1.0
Content-Type: text/plain;
  charset="utf-8"
Content-Transfer-Encoding: 7bit
Content-Disposition: inline
Message-Id: <200806291538.10664.paul@codesourcery.com>
Reply-To: qemu-devel@nongnu.org
List-Id: qemu-devel.nongnu.org
List-Unsubscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.gnu.org/pipermail/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <http://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: qemu-devel@nongnu.org
Cc: Gleb Natapov <gleb@qumranet.com>

On Sunday 29 June 2008, Gleb Natapov wrote:
> The return value is less then zero if interrupt is masked, zero if it
> is known that interrupt is lost (due to coalescing) or greater then zero
> if interrupt is delivered or was successfully queued for delivery by
> interrupt controller. Device emulation can use this info as it pleases.
> Included patch adds detection of interrupt coalescing into PIC and APIC
> code for edge triggered interrupts.

This is woefully incomplete, and obviously hasn't been tested on anything 
other than x86 targets.

Paul