From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mailman by lists.gnu.org with tmda-scanned (Exim 4.43) id 1L9USb-0000W8-Ot for qemu-devel@nongnu.org; Sun, 07 Dec 2008 19:58:53 -0500 Received: from exim by lists.gnu.org with spam-scanned (Exim 4.43) id 1L9USa-0000UW-Gg for qemu-devel@nongnu.org; Sun, 07 Dec 2008 19:58:53 -0500 Received: from [199.232.76.173] (port=40181 helo=monty-python.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1L9USa-0000UF-9u for qemu-devel@nongnu.org; Sun, 07 Dec 2008 19:58:52 -0500 Received: from [87.98.207.37] (port=19455 helo=smtp.tecwec.org) by monty-python.gnu.org with esmtps (TLS-1.0:DHE_RSA_AES_256_CBC_SHA1:32) (Exim 4.60) (envelope-from ) id 1L9USZ-0006BT-Or for qemu-devel@nongnu.org; Sun, 07 Dec 2008 19:58:51 -0500 Received: from localhost (localhost [127.0.0.1]) by smtp.tecwec.org (Postfix) with ESMTP id 0D7FB16704A for ; Mon, 8 Dec 2008 01:38:31 +0100 (CET) Received: from smtp.tecwec.org ([127.0.0.1]) by localhost (vhost-mail.intranet.neotilus.com [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id zB9GCEFS0Q6T for ; Mon, 8 Dec 2008 01:38:22 +0100 (CET) Received: from xen-machine (81-64-130-145.rev.numericable.fr [81.64.130.145]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) by smtp.tecwec.org (Postfix) with ESMTP id 7095A167049 for ; Mon, 8 Dec 2008 01:38:22 +0100 (CET) From: William PECNIK Date: Mon, 8 Dec 2008 01:38:20 +0100 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Content-Disposition: inline Message-Id: <200812080138.21206.wpecnik@tecwec.org> Subject: [Qemu-devel] can anybody check ? Reply-To: wpecnik@tecwec.org, qemu-devel@nongnu.org List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: qemu-devel@nongnu.org Hello, Perhaps not the good way to report a "potential" bug, but i try .... in hw/fdc.c in qemu-0.9.1.tar.gz line 768-781 static uint32_t fdctrl_read_dor (fdctrl_t *fdctrl) { uint32_t retval = 0; /* Drive motors state indicators */ if (drv0(fdctrl)->drflags & FDRIVE_MOTOR_ON) retval |= 1 << 5; if (drv1(fdctrl)->drflags & FDRIVE_MOTOR_ON) retval |= 1 << 4; /* DMA enable */ retval |= fdctrl->dma_en << 3; /* Reset indicator */ retval |= (fdctrl->state & FD_CTRL_RESET) == 0 ? 0x04 : 0; /* Selected drive */ retval |= fdctrl->cur_drv; FLOPPY_DPRINTF("digital output register: 0x%02x\n", retval); return retval; } In my book PC Programming System edition CampuPress they say: bit 7 r/w motor on drive 3 bit 6 r/w motor on drive 2 bit 5 r/w motor on drive 1 bit 4 r/w motor on drive 0, ... for the port 0x3F2 and as i can see in source it is inverse , can anybody confirm ? thanks a lot william pecnik