From: Aurelien Jarno <aurelien@aurel32.net>
To: Laurent Vivier <Laurent@lvivier.info>
Cc: Blue Swirl <blauwirbel@gmail.com>, qemu-devel@nongnu.org
Subject: [Qemu-devel] Re: [PATCH 1/2][RFC] Modify hw/ppc_oldword.c to use qemu_ram_alloc().
Date: Sun, 21 Dec 2008 00:41:35 +0100 [thread overview]
Message-ID: <20081220234135.GA30787@hall.aurel32.net> (raw)
In-Reply-To: <1229635267-16897-2-git-send-email-Laurent@lvivier.info>
On Thu, Dec 18, 2008 at 10:21:06PM +0100, Laurent Vivier wrote:
> This patch uses qemu_ram_alloc() to allocate RAM, VGA RAM and VGA BIOS.
>
> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
> Signed-off-by: Laurent Vivier <Laurent@lvivier.info>
Thanks, I have applied it.
> ---
> hw/ppc_oldworld.c | 21 ++++++++++++---------
> 1 files changed, 12 insertions(+), 9 deletions(-)
>
> diff --git a/hw/ppc_oldworld.c b/hw/ppc_oldworld.c
> index 0265596..696add2 100644
> --- a/hw/ppc_oldworld.c
> +++ b/hw/ppc_oldworld.c
> @@ -34,6 +34,7 @@
> #include "boards.h"
>
> #define MAX_IDE_BUS 2
> +#define VGA_BIOS_SIZE 65536
>
> /* temporary frame buffer OSI calls for the video.x driver. The right
> solution is to modify the driver to use VGA PCI I/Os */
> @@ -116,7 +117,7 @@ static void ppc_heathrow_init (ram_addr_t ram_size, int vga_ram_size,
> nvram_t nvram;
> m48t59_t *m48t59;
> int linux_boot, i;
> - unsigned long bios_offset, vga_bios_offset;
> + ram_addr_t ram_offset, vga_ram_offset, bios_offset, vga_bios_offset;
> uint32_t kernel_base, kernel_size, initrd_base, initrd_size;
> PCIBus *pci_bus;
> MacIONVRAMState *nvr;
> @@ -154,10 +155,14 @@ static void ppc_heathrow_init (ram_addr_t ram_size, int vga_ram_size,
> }
>
> /* allocate RAM */
> - cpu_register_physical_memory(0, ram_size, IO_MEM_RAM);
> + ram_offset = qemu_ram_alloc(ram_size);
> + cpu_register_physical_memory(0, ram_size, ram_offset);
> +
> + /* allocate VGA RAM */
> + vga_ram_offset = qemu_ram_alloc(vga_ram_size);
>
> /* allocate and load BIOS */
> - bios_offset = ram_size + vga_ram_size;
> + bios_offset = qemu_ram_alloc(BIOS_SIZE);
> if (bios_name == NULL)
> bios_name = BIOS_FILENAME;
> snprintf(buf, sizeof(buf), "%s/%s", bios_dir, bios_name);
> @@ -166,7 +171,6 @@ static void ppc_heathrow_init (ram_addr_t ram_size, int vga_ram_size,
> cpu_abort(env, "qemu: could not load PowerPC bios '%s'\n", buf);
> exit(1);
> }
> - bios_size = (bios_size + 0xfff) & ~0xfff;
> if (bios_size > 0x00080000) {
> /* As the NVRAM is located at 0xFFF04000, we cannot use 1 MB BIOSes */
> cpu_abort(env, "G3BW Mac hardware can not handle 1 MB BIOS\n");
> @@ -175,7 +179,7 @@ static void ppc_heathrow_init (ram_addr_t ram_size, int vga_ram_size,
> bios_size, bios_offset | IO_MEM_ROM);
>
> /* allocate and load VGA BIOS */
> - vga_bios_offset = bios_offset + bios_size;
> + vga_bios_offset = qemu_ram_alloc(VGA_BIOS_SIZE);
> snprintf(buf, sizeof(buf), "%s/%s", bios_dir, VGABIOS_FILENAME);
> vga_bios_size = load_image(buf, phys_ram_base + vga_bios_offset + 8);
> if (vga_bios_size < 0) {
> @@ -193,7 +197,6 @@ static void ppc_heathrow_init (ram_addr_t ram_size, int vga_ram_size,
> vga_bios_size);
> vga_bios_size += 8;
> }
> - vga_bios_size = (vga_bios_size + 0xfff) & ~0xfff;
>
> if (linux_boot) {
> kernel_base = KERNEL_LOAD_ADDR;
> @@ -278,8 +281,8 @@ static void ppc_heathrow_init (ram_addr_t ram_size, int vga_ram_size,
> }
> pic = heathrow_pic_init(&pic_mem_index, 1, heathrow_irqs);
> pci_bus = pci_grackle_init(0xfec00000, pic);
> - pci_vga_init(pci_bus, ds, phys_ram_base + ram_size,
> - ram_size, vga_ram_size,
> + pci_vga_init(pci_bus, ds, phys_ram_base + vga_ram_offset,
> + vga_ram_offset, vga_ram_size,
> vga_bios_offset, vga_bios_size);
>
> /* XXX: suppress that */
> @@ -369,6 +372,6 @@ QEMUMachine heathrow_machine = {
> .name = "g3bw",
> .desc = "Heathrow based PowerMAC",
> .init = ppc_heathrow_init,
> - .ram_require = BIOS_SIZE + VGA_RAM_SIZE,
> + .ram_require = BIOS_SIZE + VGA_BIOS_SIZE + VGA_RAM_SIZE,
> .max_cpus = MAX_CPUS,
> };
> --
> 1.5.6.5
>
>
--
.''`. Aurelien Jarno | GPG: 1024D/F1BCDB73
: :' : Debian developer | Electrical Engineer
`. `' aurel32@debian.org | aurelien@aurel32.net
`- people.debian.org/~aurel32 | www.aurel32.net
prev parent reply other threads:[~2008-12-20 23:41 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <1229635267-16897-1-git-send-email-Laurent@lvivier.info>
2008-12-19 8:45 ` [Qemu-devel] Re: [PATCH 0/2][RFC][PPC] openbios support Aurelien Jarno
2008-12-20 7:54 ` François Revol
[not found] ` <1229635267-16897-2-git-send-email-Laurent@lvivier.info>
[not found] ` <1229635267-16897-3-git-send-email-Laurent@lvivier.info>
2008-12-19 8:45 ` [Qemu-devel] Re: [PATCH 2/2][RFC] Load an OpenBios ELF image instead of OpenHackware binary object if found Aurelien Jarno
2008-12-19 12:12 ` Paul Brook
2008-12-19 18:13 ` Blue Swirl
2008-12-19 8:45 ` [Qemu-devel] Re: [PATCH 1/2][RFC] Modify hw/ppc_oldword.c to use qemu_ram_alloc() Aurelien Jarno
2008-12-20 23:41 ` Aurelien Jarno [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20081220234135.GA30787@hall.aurel32.net \
--to=aurelien@aurel32.net \
--cc=Laurent@lvivier.info \
--cc=blauwirbel@gmail.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).