From: Aurelien Jarno <aurelien@aurel32.net>
To: Andre Przywara <andre.przywara@amd.com>
Cc: john.cooper@redhat.com, qemu-devel@nongnu.org
Subject: Re: [Qemu-devel] [PATCH 05/13] cpuid: add missing CPUID feature flag names
Date: Sat, 6 Mar 2010 19:26:43 +0100 [thread overview]
Message-ID: <20100306182643.GF14275@volta.aurel32.net> (raw)
In-Reply-To: <1265105301-3455-6-git-send-email-andre.przywara@amd.com>
On Tue, Feb 02, 2010 at 11:08:13AM +0100, Andre Przywara wrote:
> Some CPUID feature flags had no string value, so they could not be
> switched on or off from the command line.
> Add names for the missing ones mentioned in the current public CPUID
> specification from both Intel and AMD. Those only mentioned in the
> Linux kernel source I put as comments.
>
> Signed-off-by: Andre Przywara <andre.przywara@amd.com>
Acked-by: Aurelien Jarno <aurelien@aurel32.net>
> ---
> target-i386/cpuid.c | 15 ++++++++-------
> 1 files changed, 8 insertions(+), 7 deletions(-)
>
> diff --git a/target-i386/cpuid.c b/target-i386/cpuid.c
> index 0238718..19d58e1 100644
> --- a/target-i386/cpuid.c
> +++ b/target-i386/cpuid.c
> @@ -52,11 +52,11 @@ static const char *feature_name[] = {
> "fxsr", "sse", "sse2", "ss", "ht" /* Intel htt */, "tm", "ia64", "pbe",
> };
> static const char *ext_feature_name[] = {
> - "pni" /* Intel,AMD sse3 */, NULL, NULL, "monitor",
> - "ds_cpl", "vmx", NULL /* Linux smx */, "est",
> - "tm2", "ssse3", "cid", NULL, NULL, "cx16", "xtpr", NULL,
> - NULL, NULL, "dca", NULL, NULL, NULL, NULL, "popcnt",
> - NULL, NULL, NULL, NULL, NULL, NULL, NULL, "hypervisor",
> + "pni" /* Intel,AMD sse3 */, "pclmuldq", "dtes64", "monitor",
> + "ds_cpl", "vmx", "smx", "est",
> + "tm2", "ssse3", "cid", NULL, NULL /* FMA */, "cx16", "xtpr", "pdcm",
> + NULL, NULL, "dca", "sse4_1", "sse4_2", "x2apic", "movbe", "popcnt",
> + NULL, "aes", "xsave", "osxsave", NULL /* AVX */, NULL, NULL, "hypervisor",
> };
> static const char *ext2_feature_name[] = {
> "fpu", "vme", "de", "pse", "tsc", "msr", "pae", "mce",
> @@ -71,8 +71,9 @@ static const char *ext3_feature_name[] = {
> "lahf_lm" /* AMD LahfSahf */, "cmp_legacy",
> "svm", "extapic" /* AMD ExtApicSpace */,
> "cr8legacy" /* AMD AltMovCr8 */, "abm", "sse4a", "misalignsse",
> - "3dnowprefetch", "osvw", NULL /* Linux ibs */, NULL, "skinit", "wdt", NULL, NULL,
> - NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
> + "3dnowprefetch", "osvw", "ibs", NULL /* SSE-5 */,
> + "skinit", "wdt", NULL, NULL,
> + NULL, NULL, NULL, "nodeid_msr", NULL, NULL, NULL, NULL,
> NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL,
> };
>
> --
> 1.6.4
>
>
>
>
>
--
Aurelien Jarno GPG: 1024D/F1BCDB73
aurelien@aurel32.net http://www.aurel32.net
next prev parent reply other threads:[~2010-03-06 18:26 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2010-02-02 10:08 [Qemu-devel] [PATCH 00/13] i386 cpuid: cleanup and fixes Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 01/13] cpuid: move CPUID functions into separate file Andre Przywara
2010-03-06 18:25 ` Aurelien Jarno
2010-02-02 10:08 ` [Qemu-devel] [PATCH 02/13] cpuid: replace magic number with named constant Andre Przywara
2010-03-06 18:25 ` Aurelien Jarno
2010-02-02 10:08 ` [Qemu-devel] [PATCH 03/13] cpuid: moved host_cpuid function and remove prototype Andre Przywara
2010-03-06 18:26 ` Aurelien Jarno
2010-02-02 10:08 ` [Qemu-devel] [PATCH 04/13] cpuid: Replace strtok with get_opt_name Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 05/13] cpuid: add missing CPUID feature flag names Andre Przywara
2010-03-06 18:26 ` Aurelien Jarno [this message]
2010-02-02 10:08 ` [Qemu-devel] [PATCH 06/13] cpuid: list all known x86 CPUID feature flags Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 07/13] cpuid: remove unnecessary kvm_trim function Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 08/13] cpuid: simplify CPUID flag search function Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 09/13] cpuid: propagate further CPUID leafs when -cpu host Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 10/13] cpuid: add TCG feature bit trimming Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 11/13] cpuid: Always expose 32 and 64-bit CPUs Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 12/13] cpuid: Add kvm32 CPU model Andre Przywara
2010-02-02 10:08 ` [Qemu-devel] [PATCH 13/13] cpuid: fix CPUID levels Andre Przywara
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20100306182643.GF14275@volta.aurel32.net \
--to=aurelien@aurel32.net \
--cc=andre.przywara@amd.com \
--cc=john.cooper@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).