From: Thadeu Lima de Souza Cascardo <cascardo@holoscopio.com>
To: qemu-devel@nongnu.org
Subject: [Qemu-devel] Re: [PATCH] mcf: add simr/cimr registers to interrupt controller for 5208
Date: Fri, 7 May 2010 14:48:33 -0300 [thread overview]
Message-ID: <20100507174832.GA3227@barata.holoscopio.com> (raw)
In-Reply-To: <1269968333-9464-1-git-send-email-cascardo@holoscopio.com>
[-- Attachment #1: Type: text/plain, Size: 1942 bytes --]
On Tue, Mar 30, 2010 at 01:58:53PM -0300, Thadeu Lima de Souza Cascardo wrote:
> The registers SIMR and CIMR allow interrupts to be masked/unsmasked
> without a read-modify-write. Linux m68knommu port uses this for some
> platforms. Without this patch, a m5208evb_defconfig won't boot. With
> this patch, I could get Linux to boot and get some output in the serial.
>
> Signed-off-by: Thadeu Lima de Souza Cascardo <cascardo@holoscopio.com>
> ---
Is there anyone who can take this?
Regards,
Cascardo.
> hw/mcf_intc.c | 18 ++++++++++++++++++
> 1 files changed, 18 insertions(+), 0 deletions(-)
>
> diff --git a/hw/mcf_intc.c b/hw/mcf_intc.c
> index f01bd32..21c0f42 100644
> --- a/hw/mcf_intc.c
> +++ b/hw/mcf_intc.c
> @@ -62,6 +62,10 @@ static uint32_t mcf_intc_read(void *opaque, target_phys_addr_t addr)
> return (uint32_t)(s->ifr >> 32);
> case 0x14:
> return (uint32_t)s->ifr;
> + /* Reading from SIMR and CIMR return 0 */
> + case 0x1c:
> + case 0x1d:
> + return 0;
> case 0xe0: /* SWIACK. */
> return s->active_vector;
> case 0xe1: case 0xe2: case 0xe3: case 0xe4:
> @@ -98,6 +102,20 @@ static void mcf_intc_write(void *opaque, target_phys_addr_t addr, uint32_t val)
> case 0x0c:
> s->imr = (s->imr & 0xffffffff00000000ull) | (uint32_t)val;
> break;
> + /* SIMR allows to easily mask interrupts */
> + case 0x1c:
> + if (val & 0x40)
> + s->imr = ~0ull;
> + else
> + s->imr |= (1 << (val & 0x3f));
> + break;
> + /* CIMR allows to easily unmask interrupts */
> + case 0x1d:
> + if (val & 0x40)
> + s->imr = 0ull;
> + else
> + s->imr &= ~(1 << (val & 0x3f));
> + break;
> default:
> hw_error("mcf_intc_write: Bad write offset %d\n", offset);
> break;
> --
> 1.6.6.1
>
[-- Attachment #2: Digital signature --]
[-- Type: application/pgp-signature, Size: 836 bytes --]
prev parent reply other threads:[~2010-05-07 17:48 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2010-03-30 16:58 [Qemu-devel] [PATCH] mcf: add simr/cimr registers to interrupt controller for 5208 Thadeu Lima de Souza Cascardo
2010-05-07 17:48 ` Thadeu Lima de Souza Cascardo [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20100507174832.GA3227@barata.holoscopio.com \
--to=cascardo@holoscopio.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).