From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from [140.186.70.92] (port=40680 helo=eggs.gnu.org) by lists.gnu.org with esmtp (Exim 4.43) id 1Q5Spq-0008F4-Rj for qemu-devel@nongnu.org; Thu, 31 Mar 2011 21:07:35 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1Q5Spp-0001Fl-V6 for qemu-devel@nongnu.org; Thu, 31 Mar 2011 21:07:34 -0400 Received: from mx1.redhat.com ([209.132.183.28]:17014) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1Q5Spp-0001FM-Gi for qemu-devel@nongnu.org; Thu, 31 Mar 2011 21:07:33 -0400 Date: Fri, 1 Apr 2011 04:07:10 +0300 From: "Michael S. Tsirkin" Subject: Re: [Qemu-devel] [PATCH RFC] vga: flag vga ram for notifiers Message-ID: <20110401010710.GA29336@redhat.com> References: <4D94CFA0.3030605@codemonkey.ws> <4D94D62E.2060206@codemonkey.ws> <4D94E2A7.80700@codemonkey.ws> <20110331213849.GB27264@redhat.com> <4D94F6FA.6080505@codemonkey.ws> <20110331234240.GA28793@redhat.com> <4D951FF3.1010306@codemonkey.ws> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <4D951FF3.1010306@codemonkey.ws> List-Id: qemu-devel.nongnu.org List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Anthony Liguori Cc: Peter Maydell , Alex Williamson , qemu-devel@nongnu.org On Thu, Mar 31, 2011 at 07:44:35PM -0500, Anthony Liguori wrote: > On 03/31/2011 06:42 PM, Michael S. Tsirkin wrote: > >On Thu, Mar 31, 2011 at 04:49:46PM -0500, Anthony Liguori wrote: > >>On 03/31/2011 04:38 PM, Michael S. Tsirkin wrote: > >>>>That seems like a clearer API, yes. I think it makes it much more > >>>>obvious what it's trying to achieve. > >>>> > >>>>-- PMM > >>>Maybe register_dma_area - its' not 100% virtio specific. > >>It's never been clear to me whether that's true or not. I've heard > >>mixed things about whether devices DMA to other devices. I've never > >>been able to find something in a specification stating > >>authoritatively one way or another. > >> > >>Regards, > >> > >>Anthony Liguori > >> > >AFAIK the capability of cross-talk between PCI devices > >exists in PCI and is optional in PCI Express. > > > >PCI spec says: > > Full multi-master capability allowing any PCI master peer-to-peer > > access to any PCI master/target. > > > >The Express spec says: > > "The capability to route peer-to-peer transactions between hierarchy > > domains through a Root Complex is optional and implementation dependent. > > For example, an implementation may incorporate a real or virtual Switch > > internally within the Root Complex to enable full peer-to- peer support > > in a software transparent way." > > What's not clear to me though, is whether peer-to-peer transactions > are done via a special PCI mechanism or whether it's done by doing a > I/O access to the address that the device happens to be mapped to. Section 2.2.4.1: Address routing is used with Memory and I/O Requests. -- MST