From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([140.186.70.92]:44558)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <stefanha@gmail.com>) id 1QUDpG-0004wk-Fm
	for qemu-devel@nongnu.org; Wed, 08 Jun 2011 04:09:19 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <stefanha@gmail.com>) id 1QUDpE-0005IR-Jl
	for qemu-devel@nongnu.org; Wed, 08 Jun 2011 04:09:18 -0400
Date: Wed, 8 Jun 2011 09:09:07 +0100
From: Stefan Hajnoczi <stefanha@gmail.com>
Message-ID: <20110608080907.GA26703@stefanha-thinkpad.localdomain>
References: <4DCFB3EF.3060801@web.de>
 <4DEE49DE.2050302@siemens.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <4DEE49DE.2050302@siemens.com>
Subject: Re: [Qemu-devel] [PATCH 2/2] ioapic: Implement polarity
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Anthony Liguori <aliguori@us.ibm.com>
Cc: qemu-trivial <qemu-trivial@nongnu.org>, Jan Kiszka <jan.kiszka@siemens.com>, qemu-devel <qemu-devel@nongnu.org>

On Tue, Jun 07, 2011 at 05:55:10PM +0200, Jan Kiszka wrote:
> On 2011-05-15 13:07, Jan Kiszka wrote:
> > From: Jan Kiszka <jan.kiszka@siemens.com>
> > 
> > If the polarity bit is set in a redirection table entry, the input level
> > simply has to inverted as it is low active in this case.
> 
> Ping for this and
> http://thread.gmane.org/gmane.comp.emulators.qemu/102459. Maybe even
> trivial, so CC'ing.

Looks simple but I don't know x86 interrupt controller details, let's
see if Anthony can pick this up.

Stefan