qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Michael S. Tsirkin" <mst@redhat.com>
To: Jan Kiszka <jan.kiszka@siemens.com>
Cc: Alex Williamson <alex.williamson@redhat.com>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Subject: Re: [Qemu-devel] [PATCH v2 1/6] msix: Add simple BAR allocation MSIX setup functions
Date: Thu, 14 Jun 2012 19:05:31 +0300	[thread overview]
Message-ID: <20120614160531.GA19270@redhat.com> (raw)
In-Reply-To: <4FDA0966.4040606@siemens.com>

On Thu, Jun 14, 2012 at 05:55:18PM +0200, Jan Kiszka wrote:
> On 2012-06-14 17:49, Michael S. Tsirkin wrote:
> > On Wed, Jun 13, 2012 at 10:51:19PM -0600, Alex Williamson wrote:
> >> msi_init() takes over a BAR without really specifying or allowing
> >> specification of how it does so.  Instead, let's split it into
> >> two interfaces, one fully specified, and one trivially easy.  This
> >> implements the latter.  msix_init_exclusive_bar() takes over
> >> allocating and filling a PCI BAR _exclusively_ for the use of MSIX.
> >> When used, the matching msi_uninit_exclusive_bar() should be used
> >> to tear it down.
> >>
> >> Signed-off-by: Alex Williamson <alex.williamson@redhat.com>
> >> ---
> >>
> >>  hw/msix.c |   43 +++++++++++++++++++++++++++++++++++++++++++
> >>  hw/msix.h |    3 +++
> >>  hw/pci.h  |    2 ++
> >>  3 files changed, 48 insertions(+)
> >>
> >> diff --git a/hw/msix.c b/hw/msix.c
> >> index b64f109..a4cdfb0 100644
> >> --- a/hw/msix.c
> >> +++ b/hw/msix.c
> >> @@ -299,6 +299,41 @@ err_config:
> >>      return ret;
> >>  }
> >>  
> >> +int msix_init_exclusive_bar(PCIDevice *dev, unsigned short nentries,
> >> +                            uint8_t bar_nr)
> >> +{
> >> +    int ret;
> >> +    char *name;
> >> +
> >> +    /*
> >> +     * Migration compatibility dictates that this remains a 4k
> >> +     * BAR with the vector table in the lower half and PBA in
> >> +     * the upper half.
> >> +     */
> >> +    if (nentries * PCI_MSIX_ENTRY_SIZE > 2048) {
> >> +        return -EINVAL;
> >> +    }
> >> +
> >> +    if (asprintf(&name, "%s MSIX BAR", dev->name) == -1) {
> >> +        return -ENOMEM;
> >> +    }
> >> +
> >> +    memory_region_init(&dev->msix_exclusive_bar, name, 4096);
> >> +
> >> +    free(name);
> >> +
> >> +    ret = msix_init(dev, nentries, &dev->msix_exclusive_bar, bar_nr, 4096);
> >> +    if (ret) {
> >> +        memory_region_destroy(&dev->msix_exclusive_bar);
> >> +        return ret;
> >> +    }
> >> +
> >> +    pci_register_bar(dev, bar_nr, PCI_BASE_ADDRESS_SPACE_MEMORY,
> >> +                     &dev->msix_exclusive_bar);
> >> +
> >> +    return 0;
> >> +}
> >> +
> >>  static void msix_free_irq_entries(PCIDevice *dev)
> >>  {
> >>      int vector;
> >> @@ -329,6 +364,14 @@ int msix_uninit(PCIDevice *dev, MemoryRegion *bar)
> >>      return 0;
> >>  }
> >>  
> >> +void msix_uninit_exclusive_bar(PCIDevice *dev)
> >> +{
> >> +    if (msix_present(dev)) {
> >> +        msix_uninit(dev, &dev->msix_exclusive_bar);
> >> +        memory_region_destroy(&dev->msix_exclusive_bar);
> >> +    }
> >> +}
> >> +
> >>  void msix_save(PCIDevice *dev, QEMUFile *f)
> >>  {
> >>      unsigned n = dev->msix_entries_nr;
> >> diff --git a/hw/msix.h b/hw/msix.h
> >> index e5a488d..bed6bfb 100644
> >> --- a/hw/msix.h
> >> +++ b/hw/msix.h
> >> @@ -7,11 +7,14 @@
> >>  int msix_init(PCIDevice *pdev, unsigned short nentries,
> >>                MemoryRegion *bar,
> >>                unsigned bar_nr, unsigned bar_size);
> >> +int msix_init_exclusive_bar(PCIDevice *dev, unsigned short nentries,
> >> +                            uint8_t bar_nr);
> >>  
> >>  void msix_write_config(PCIDevice *pci_dev, uint32_t address,
> >>                         uint32_t val, int len);
> >>  
> >>  int msix_uninit(PCIDevice *d, MemoryRegion *bar);
> >> +void msix_uninit_exclusive_bar(PCIDevice *dev);
> >>  
> >>  unsigned int msix_nr_vectors_allocated(const PCIDevice *dev);
> >>  
> >> diff --git a/hw/pci.h b/hw/pci.h
> >> index 4c96268..d517a54 100644
> >> --- a/hw/pci.h
> >> +++ b/hw/pci.h
> >> @@ -226,6 +226,8 @@ struct PCIDevice {
> >>  
> >>      /* Space to store MSIX table */
> >>      uint8_t *msix_table_page;
> >> +    /* MemoryRegion container for msix exclusive BAR setup */
> >> +    MemoryRegion msix_exclusive_bar;
> > 
> > Wrappers are good but this doesn't belong in PCIDevice IMO.
> > E.g. when I debug and look at data structure I don't want to dig into
> > code and go "oh this device uses an exclusive bar to it's here, that one
> > uses a non exlcusive so the field is invalid, the real bar is over
> > there.
> > 
> > Keep the region in devices where it was, pass to msix_init_exclusive_bar
> > by parameter.
> 
> I disagree. There are plenty of fields in PCIDevice that are only used
> under certain circumstances. This is just +1, and it makes the interface
> usage much easier.
> 
> Jan

*Much* easier? It's one parameter less.

> -- 
> Siemens AG, Corporate Technology, CT T DE IT 1
> Corporate Competence Center Embedded Linux

  reply	other threads:[~2012-06-14 16:05 UTC|newest]

Thread overview: 37+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-06-14  4:51 [Qemu-devel] [PATCH v2 0/6] msix: Support specifying offsets, BARs, and capability location Alex Williamson
2012-06-14  4:51 ` [Qemu-devel] [PATCH v2 1/6] msix: Add simple BAR allocation MSIX setup functions Alex Williamson
2012-06-14 10:29   ` Michael S. Tsirkin
2012-06-14 14:24     ` Alex Williamson
2012-06-14 15:49   ` Michael S. Tsirkin
2012-06-14 15:55     ` Jan Kiszka
2012-06-14 16:05       ` Michael S. Tsirkin [this message]
2012-06-14 16:10         ` Alex Williamson
2012-06-14 16:31           ` Michael S. Tsirkin
2012-06-14 16:11         ` Jan Kiszka
2012-06-14 16:35           ` Michael S. Tsirkin
2012-06-14  4:51 ` [Qemu-devel] [PATCH v2 2/6] ivshmem: Convert to msix_init_exclusive_bar() interface Alex Williamson
2012-06-14  6:01   ` Jan Kiszka
2012-06-14 13:54     ` Alex Williamson
2012-06-14  4:51 ` [Qemu-devel] [PATCH v2 3/6] virtio: " Alex Williamson
2012-06-14  4:51 ` [Qemu-devel] [PATCH v2 4/6] msix: Split PBA into it's own MemoryRegion Alex Williamson
2012-06-14  6:13   ` Jan Kiszka
2012-06-14 13:56     ` Alex Williamson
2012-06-14 10:24   ` Michael S. Tsirkin
2012-06-14 14:21     ` Alex Williamson
2012-06-14 14:50       ` Michael S. Tsirkin
2012-06-14 15:09         ` Alex Williamson
2012-06-14 15:45           ` Michael S. Tsirkin
2012-06-14 16:02             ` Alex Williamson
2012-06-14 16:26               ` Michael S. Tsirkin
2012-06-14  4:51 ` [Qemu-devel] [PATCH v2 5/6] msix: Allow full specification of MSIX layout Alex Williamson
2012-06-14  6:17   ` Jan Kiszka
2012-06-14  8:12     ` Michael S. Tsirkin
2012-06-14 14:12     ` Alex Williamson
2012-06-14  8:10   ` Michael S. Tsirkin
2012-06-14 14:15     ` Alex Williamson
2012-06-14  4:52 ` [Qemu-devel] [PATCH v2 6/6] msix: Fix last PCIDevice naming inconsitency Alex Williamson
2012-06-14  8:13   ` Michael S. Tsirkin
2012-06-14 14:18     ` Alex Williamson
2012-06-14 14:21       ` Michael S. Tsirkin
2012-06-14 15:06       ` Michael S. Tsirkin
2012-06-14 15:08   ` Michael S. Tsirkin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20120614160531.GA19270@redhat.com \
    --to=mst@redhat.com \
    --cc=alex.williamson@redhat.com \
    --cc=jan.kiszka@siemens.com \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).