From: Aurelien Jarno <aurelien@aurel32.net>
To: Richard Henderson <rth@twiddle.net>
Cc: qemu-devel@nongnu.org
Subject: Re: [Qemu-devel] [PATCH 5/8] tcg: Implement concat*_i64 with deposit_i64
Date: Sat, 22 Sep 2012 21:52:06 +0200 [thread overview]
Message-ID: <20120922195206.GA32408@ohm.aurel32.net> (raw)
In-Reply-To: <1348273096-1495-6-git-send-email-rth@twiddle.net>
On Fri, Sep 21, 2012 at 05:18:13PM -0700, Richard Henderson wrote:
> For tcg_gen_concat_i32_i64 we only use deposit if the host supports it.
> For tcg_gen_concat32_i64 even if the host does not, as we get identical
> code before and after.
>
> Note that this relies on the ANDI -> EXTU patch for the identity claim.
I don't really get why, andi is not used in this patch.
> Signed-off-by: Richard Henderson <rth@twiddle.net>
> ---
> tcg/tcg-op.h | 60 ++++++++++++++++++++++++++++++------------------------------
> 1 file changed, 30 insertions(+), 30 deletions(-)
>
> diff --git a/tcg/tcg-op.h b/tcg/tcg-op.h
> index bcfb60b..d2fb283 100644
> --- a/tcg/tcg-op.h
> +++ b/tcg/tcg-op.h
> @@ -1809,36 +1809,6 @@ static inline void tcg_gen_discard_i64(TCGv_i64 arg)
> #endif
> }
>
> -static inline void tcg_gen_concat_i32_i64(TCGv_i64 dest, TCGv_i32 low, TCGv_i32 high)
> -{
> -#if TCG_TARGET_REG_BITS == 32
> - tcg_gen_mov_i32(TCGV_LOW(dest), low);
> - tcg_gen_mov_i32(TCGV_HIGH(dest), high);
> -#else
> - TCGv_i64 tmp = tcg_temp_new_i64();
> - /* This extension is only needed for type correctness.
> - We may be able to do better given target specific information. */
> - tcg_gen_extu_i32_i64(tmp, high);
> - tcg_gen_shli_i64(tmp, tmp, 32);
> - tcg_gen_extu_i32_i64(dest, low);
> - tcg_gen_or_i64(dest, dest, tmp);
> - tcg_temp_free_i64(tmp);
> -#endif
> -}
> -
> -static inline void tcg_gen_concat32_i64(TCGv_i64 dest, TCGv_i64 low, TCGv_i64 high)
> -{
> -#if TCG_TARGET_REG_BITS == 32
> - tcg_gen_concat_i32_i64(dest, TCGV_LOW(low), TCGV_LOW(high));
> -#else
> - TCGv_i64 tmp = tcg_temp_new_i64();
> - tcg_gen_ext32u_i64(dest, low);
> - tcg_gen_shli_i64(tmp, high, 32);
> - tcg_gen_or_i64(dest, dest, tmp);
> - tcg_temp_free_i64(tmp);
> -#endif
> -}
> -
> static inline void tcg_gen_andc_i32(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2)
> {
> if (TCG_TARGET_HAS_andc_i32) {
> @@ -2181,6 +2151,36 @@ static inline void tcg_gen_deposit_i64(TCGv_i64 ret, TCGv_i64 arg1,
> tcg_temp_free_i64(t1);
> }
>
> +static inline void tcg_gen_concat_i32_i64(TCGv_i64 dest, TCGv_i32 low,
> + TCGv_i32 high)
> +{
> +#if TCG_TARGET_REG_BITS == 32
> + tcg_gen_mov_i32(TCGV_LOW(dest), low);
> + tcg_gen_mov_i32(TCGV_HIGH(dest), high);
> +#else
> + TCGv_i64 tmp = tcg_temp_new_i64();
> + /* These extensions are only needed for type correctness.
> + We may be able to do better given target specific information. */
> + tcg_gen_extu_i32_i64(tmp, high);
> + tcg_gen_extu_i32_i64(dest, low);
> + /* If deposit is available, use it. Otherwise use the extra
> + knowledge that we have of the zero-extensions above. */
> + if (TCG_TARGET_HAS_deposit_i64 && TCG_TARGET_deposit_i64_valid(32, 32)) {
> + tcg_gen_deposit_i64(dest, dest, tmp, 32, 32);
> + } else {
> + tcg_gen_shli_i64(tmp, tmp, 32);
> + tcg_gen_or_i64(dest, dest, tmp);
> + }
> + tcg_temp_free_i64(tmp);
> +#endif
> +}
> +
> +static inline void tcg_gen_concat32_i64(TCGv_i64 dest, TCGv_i64 low,
> + TCGv_i64 high)
> +{
> + tcg_gen_deposit_i64(dest, low, high, 32, 32);
> +}
> +
> static inline void tcg_gen_movcond_i32(TCGCond cond, TCGv_i32 ret,
> TCGv_i32 c1, TCGv_i32 c2,
> TCGv_i32 v1, TCGv_i32 v2)
> --
> 1.7.11.4
>
Reviewed-by: Aurelien Jarno <aurelien@aurel32.net>
--
Aurelien Jarno GPG: 1024D/F1BCDB73
aurelien@aurel32.net http://www.aurel32.net
next prev parent reply other threads:[~2012-09-22 19:52 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-09-22 0:18 [Qemu-devel] [PATCH 0/8] Misc tcg improvements Richard Henderson
2012-09-22 0:18 ` [Qemu-devel] [PATCH 1/8] tcg: Adjust descriptions of *cond opcodes Richard Henderson
2012-09-22 10:16 ` malc
2012-09-22 19:51 ` Aurelien Jarno
2012-09-22 0:18 ` [Qemu-devel] [PATCH 2/8] tcg: Emit ANDI as EXTU for appropriate constants Richard Henderson
2012-09-22 19:52 ` Aurelien Jarno
2012-09-22 0:18 ` [Qemu-devel] [PATCH 3/8] tcg: Optimize initial inputs for ori_i64 Richard Henderson
2012-09-22 19:52 ` Aurelien Jarno
2012-09-22 0:18 ` [Qemu-devel] [PATCH 4/8] tcg: Emit XORI as NOT for appropriate constants Richard Henderson
2012-09-22 19:52 ` Aurelien Jarno
2012-09-22 0:18 ` [Qemu-devel] [PATCH 5/8] tcg: Implement concat*_i64 with deposit_i64 Richard Henderson
2012-09-22 19:52 ` Aurelien Jarno [this message]
2012-09-24 15:38 ` Richard Henderson
2012-09-22 0:18 ` [Qemu-devel] [PATCH 6/8] tcg: Add tcg_debug_assert Richard Henderson
2012-09-22 19:52 ` Aurelien Jarno
2012-09-22 0:18 ` [Qemu-devel] [PATCH 7/8] tcg: Sanity check deposit inputs Richard Henderson
2012-09-22 19:52 ` Aurelien Jarno
2012-09-22 0:18 ` [Qemu-devel] [PATCH 8/8] tcg: Sanity check goto_tb input Richard Henderson
2012-09-22 13:06 ` Max Filippov
2012-09-22 19:52 ` Aurelien Jarno
2012-09-25 22:48 ` [Qemu-devel] [PATCH 0/8] Misc tcg improvements Aurelien Jarno
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20120922195206.GA32408@ohm.aurel32.net \
--to=aurelien@aurel32.net \
--cc=qemu-devel@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).