qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Aurelien Jarno <aurelien@aurel32.net>
To: Petar Jovanovic <petar.jovanovic@rt-rk.com>
Cc: petarj@mips.com, qemu-devel@nongnu.org, qemu-stable@nongnu.org
Subject: Re: [Qemu-devel] [PATCH] target-mips: Fix incorrect code and test for INSV
Date: Thu, 6 Dec 2012 09:10:12 +0100	[thread overview]
Message-ID: <20121206081012.GA4244@ohm.aurel32.net> (raw)
In-Reply-To: <1353942801-24441-1-git-send-email-petar.jovanovic@rt-rk.com>

On Mon, Nov 26, 2012 at 04:13:21PM +0100, Petar Jovanovic wrote:
> From: Petar Jovanovic <petarj@mips.com>
> 
> Content of register rs should be shifted for pos before applying a mask.
> This change contains both fix for the instruction and to the existing test.
> 
> Signed-off-by: Petar Jovanovic <petarj@mips.com>
> ---
>  target-mips/dsp_helper.c         |    2 +-
>  tests/tcg/mips/mips32-dsp/insv.c |    2 +-
>  2 files changed, 2 insertions(+), 2 deletions(-)
> 
> diff --git a/target-mips/dsp_helper.c b/target-mips/dsp_helper.c
> index e7949c2..fda5f04 100644
> --- a/target-mips/dsp_helper.c
> +++ b/target-mips/dsp_helper.c
> @@ -3152,7 +3152,7 @@ target_ulong helper_##name(CPUMIPSState *env, target_ulong rs,  \
>                                                                  \
>      filter = ((int32_t)0x01 << size) - 1;                       \
>      filter = filter << pos;                                     \
> -    temprs = rs & filter;                                       \
> +    temprs = (rs << pos) & filter;                              \
>      temprt = rt & ~filter;                                      \
>      temp = temprs | temprt;                                     \
>                                                                  \
> diff --git a/tests/tcg/mips/mips32-dsp/insv.c b/tests/tcg/mips/mips32-dsp/insv.c
> index 7e3b047..243b007 100644
> --- a/tests/tcg/mips/mips32-dsp/insv.c
> +++ b/tests/tcg/mips/mips32-dsp/insv.c
> @@ -10,7 +10,7 @@ int main()
>      dsp    = 0x305;
>      rt     = 0x12345678;
>      rs     = 0x87654321;
> -    result = 0x12345338;
> +    result = 0x12345438;
>      __asm
>          ("wrdsp %2, 0x03\n\t"
>           "insv  %0, %1\n\t"

Thanks, applied. I added a CC: to qemu-stable@nongnu.org, as it is
definitely stable material.

-- 
Aurelien Jarno                          GPG: 1024D/F1BCDB73
aurelien@aurel32.net                 http://www.aurel32.net

      parent reply	other threads:[~2012-12-06  8:10 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2012-11-26 15:13 [Qemu-devel] [PATCH] target-mips: Fix incorrect code and test for INSV Petar Jovanovic
2012-12-05 19:45 ` Johnson, Eric
2012-12-06  8:10 ` Aurelien Jarno [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20121206081012.GA4244@ohm.aurel32.net \
    --to=aurelien@aurel32.net \
    --cc=petar.jovanovic@rt-rk.com \
    --cc=petarj@mips.com \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-stable@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).