From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:57860)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <antonynpavlov@gmail.com>) id 1VHvgZ-0002Pp-5A
	for qemu-devel@nongnu.org; Fri, 06 Sep 2013 09:02:56 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <antonynpavlov@gmail.com>) id 1VHvgT-0001rl-QO
	for qemu-devel@nongnu.org; Fri, 06 Sep 2013 09:02:51 -0400
Received: from mail-la0-x22a.google.com ([2a00:1450:4010:c03::22a]:37925)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <antonynpavlov@gmail.com>) id 1VHvgT-0001pU-HX
	for qemu-devel@nongnu.org; Fri, 06 Sep 2013 09:02:45 -0400
Received: by mail-la0-f42.google.com with SMTP id ep20so2771478lab.29
	for <qemu-devel@nongnu.org>; Fri, 06 Sep 2013 06:02:44 -0700 (PDT)
Date: Fri, 6 Sep 2013 17:00:15 +0400
From: Antony Pavlov <antonynpavlov@gmail.com>
Message-Id: <20130906170015.9d069ef890a2631a2edf543e@gmail.com>
In-Reply-To: <CAFEAcA-F15J_QsWUVYLnk1A3Q_67oCR1QNNU6QM7EyyckysUVQ@mail.gmail.com>
References: <1378367579-1099-1-git-send-email-antonynpavlov@gmail.com>
	<1378367579-1099-5-git-send-email-antonynpavlov@gmail.com>
	<CAFEAcA91E9=seDiJha7Lt-wDYuY9qSQOwu_=7p-RbsvbSdJVXQ@mail.gmail.com>
	<20130906105420.3239815a8775ea9bfc2261eb@gmail.com>
	<CAFEAcA-F15J_QsWUVYLnk1A3Q_67oCR1QNNU6QM7EyyckysUVQ@mail.gmail.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=ISO-8859-1
Content-Transfer-Encoding: quoted-printable
Subject: Re: [Qemu-devel] [RFC v4 4/5] hw/arm/digic: add UART support
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: QEMU Developers <qemu-devel@nongnu.org>

On Fri, 6 Sep 2013 08:25:20 +0100
Peter Maydell <peter.maydell@linaro.org> wrote:

> On 6 September 2013 07:54, Antony Pavlov <antonynpavlov@gmail.com> wrote:
> > On Thu, 5 Sep 2013 19:17:50 +0100
> > Peter Maydell <peter.maydell@linaro.org> wrote:
> >> Does this UART really not have a FIFO?
> >
> > There is no public documentation on Digic chips.
> > Only Canon's engineers know something about Digic's FIFO (if it exists =
:).
>=20
> You can deduce its existence though -- does the
> UART let you feed two or three characters to it
> at faster than whatever the serial line speed is
> before it sets the "stop sending me bits" status
> bit, or does it stop after the first?

No, I can't :)

How can I check this mysterious "stop sending me bits" status bit?
Do you mean the UART hardware flow control pin?
I can't use hardware flow control as I have only 3-wire UART on the camera.
Moreover I have to enable hardware flow control in software, but I have
no information how to do it.

> If the real firmware uses this for anything remotely
> serious (ie for more than trivial and default-disabled
> debug info) it probably does have a FIFO. However,
> let's assume it doesn't for now.
>=20
> -- PMM


--=20
--=A0
Best regards,
=A0 Antony Pavlov