From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:49988) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1VLCyX-0001yO-7b for qemu-devel@nongnu.org; Sun, 15 Sep 2013 10:07:03 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1VLCyR-0008WC-7i for qemu-devel@nongnu.org; Sun, 15 Sep 2013 10:06:57 -0400 Received: from mx1.redhat.com ([209.132.183.28]:2556) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1VLCyQ-0008W4-W8 for qemu-devel@nongnu.org; Sun, 15 Sep 2013 10:06:51 -0400 Date: Sun, 15 Sep 2013 17:08:56 +0300 From: "Michael S. Tsirkin" Message-ID: <20130915140856.GA18362@redhat.com> References: <20130910130229.GB2121@redhat.com> <20130915071445.GA29806@redhat.com> <20130915110552.GA4600@redhat.com> <20130915121750.GB4600@redhat.com> <20130915133944.GA5219@redhat.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Subject: Re: [Qemu-devel] [PATCH RFC v2 2/2] hw/pci: handle unassigned pci addresses List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Peter Maydell Cc: Paolo Bonzini , Anthony Liguori , Jan Kiszka , QEMU Developers , Marcel Apfelbaum On Sun, Sep 15, 2013 at 02:49:32PM +0100, Peter Maydell wrote: > On 15 September 2013 14:39, Michael S. Tsirkin wrote: > > On Sun, Sep 15, 2013 at 02:24:07PM +0100, Peter Maydell wrote: > >> Yes, that's true, but even then it's usually just "overlaps > >> of subregions within a single container" and there isn't > >> a need to worry about within-container versus outside-container > >> interactions. > > > Well actually if you look at the 'subregion collisions' > > mail that I sent, must of the collisions are exactly > > of this sort. > > > > For example, mcfg in q35 overlaps the pci hole, so > > any pci bar can be made to overlap it. > > Yes, but if we were applying a sensible set of priorities > then you don't need to care at all about the contents > of the pci hole container, because the pci hole will > be at a lower priority then mcfg; so you don't get into > this odd corner case of "what happens if the high > priority container turns out not to have anything there". > > -- PMM So setting sensible priorities in this case would require figuring out what happens on real hardware. As long as no one investigated, I think we are better off leaving this as undefined behaviour. Again, the changes you proposed yourself to support MA status bit means we will be using this weird feature on each and every PCI bus :) -- MST