From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:42503)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <mst@redhat.com>) id 1WFLMj-0004Lq-Bu
	for qemu-devel@nongnu.org; Mon, 17 Feb 2014 05:24:03 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <mst@redhat.com>) id 1WFLMd-00071O-Bl
	for qemu-devel@nongnu.org; Mon, 17 Feb 2014 05:23:57 -0500
Received: from mx1.redhat.com ([209.132.183.28]:2281)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <mst@redhat.com>) id 1WFLMd-00071J-3n
	for qemu-devel@nongnu.org; Mon, 17 Feb 2014 05:23:51 -0500
Date: Mon, 17 Feb 2014 12:28:50 +0200
From: "Michael S. Tsirkin" <mst@redhat.com>
Message-ID: <20140217102850.GA21925@redhat.com>
References: <1391777496-3882-1-git-send-email-imammedo@redhat.com>
	<20140216155345.GH30056@redhat.com>
	<1392625955.26953.12.camel@nilsson.home.kraxel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1392625955.26953.12.camel@nilsson.home.kraxel.org>
Subject: Re: [Qemu-devel] [RFC 0/9] generate dynamic _CRS for motherboard
	resources
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Gerd Hoffmann <kraxel@redhat.com>
Cc: Igor Mammedov <imammedo@redhat.com>, qemu-devel@nongnu.org, anthony@codemonkey.ws

On Mon, Feb 17, 2014 at 09:32:35AM +0100, Gerd Hoffmann wrote:
> On So, 2014-02-16 at 17:53 +0200, Michael S. Tsirkin wrote:
> > On Fri, Feb 07, 2014 at 01:51:27PM +0100, Igor Mammedov wrote:
> > > Since introduction of PCIHP, it became problematic to
> > > punch hole in PCI0._CRS statically since PCI hotplug
> > > region size became runtime changeable.
> > 
> > What makes it runtime changeable?
> 
> machine type.  q35 / piix map them at different locations.

That's not dynamic.  We can load the correct ones per DSDT.

> Also we might want to this also for devices which are
> runtime-configurable (isa-debugcon, pvpanic, ...).

That's more convincing, but I don't want
knowledge of all these devices in acpi-build.
Also we need to make seabios avoid these ranges
when enumerating devices.
How does it know to avoid them ATM?

> 
> cheers,
>   Gerd
>