From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:47800) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WV2jQ-0001xd-EM for qemu-devel@nongnu.org; Tue, 01 Apr 2014 13:44:21 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1WV2jL-00037K-LZ for qemu-devel@nongnu.org; Tue, 01 Apr 2014 13:44:16 -0400 Received: from mx1.redhat.com ([209.132.183.28]:27164) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1WV2jL-00037C-DU for qemu-devel@nongnu.org; Tue, 01 Apr 2014 13:44:11 -0400 Date: Tue, 1 Apr 2014 18:44:04 +0100 From: "Dr. David Alan Gilbert" Message-ID: <20140401174404.GU2411@work-vm> References: <1396371187-8567-1-git-send-email-peter.maydell@linaro.org> <1396371187-8567-5-git-send-email-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1396371187-8567-5-git-send-email-peter.maydell@linaro.org> Subject: Re: [Qemu-devel] [PATCH 4/5] hw/net/stellaris_enet: Correctly implement the TR and THR registers List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Peter Maydell Cc: patches@linaro.org, qemu-devel@nongnu.org, "Michael S. Tsirkin" * Peter Maydell (peter.maydell@linaro.org) wrote: > @@ -338,9 +347,11 @@ static void stellaris_enet_write(void *opaque, hwaddr offset, > case 0x2c: /* MTXD */ > s->mtxd = value & 0xff; > break; > + case 0x38: /* TR */ > + stellaris_enet_send(s); > + break; Shouldn't that be something like: if (value & 1) { stellaris_enet_send(s); } Dave > case 0x30: /* MRXD */ > case 0x34: /* NP */ > - case 0x38: /* TR */ > /* Ignored. */ > case 0x3c: /* Undocuented: Timestamp? */ > /* Ignored. */ > -- > 1.9.0 > > -- Dr. David Alan Gilbert / dgilbert@redhat.com / Manchester, UK