From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:42972)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <aurelien@aurel32.net>) id 1WxKXa-00065z-3V
	for qemu-devel@nongnu.org; Wed, 18 Jun 2014 14:24:59 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <aurelien@aurel32.net>) id 1WxKXV-0002k5-Mm
	for qemu-devel@nongnu.org; Wed, 18 Jun 2014 14:24:58 -0400
Received: from hall.aurel32.net ([2001:bc8:30d7:101::1]:60615)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <aurelien@aurel32.net>) id 1WxKXV-0002j4-HA
	for qemu-devel@nongnu.org; Wed, 18 Jun 2014 14:24:53 -0400
Date: Wed, 18 Jun 2014 20:24:43 +0200
From: Aurelien Jarno <aurelien@aurel32.net>
Message-ID: <20140618182443.GG24904@hall.aurel32.net>
References: <1403106500-66930-1-git-send-email-petar.jovanovic@rt-rk.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-15
Content-Disposition: inline
In-Reply-To: <1403106500-66930-1-git-send-email-petar.jovanovic@rt-rk.com>
Sender: Aurelien Jarno <aurelien@aurel32.net>
Subject: Re: [Qemu-devel] [v5 PATCH] target-mips: implement UserLocal
	Register
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Petar Jovanovic <petar.jovanovic@rt-rk.com>
Cc: rth@twiddle.net, qemu-devel@nongnu.org, afaerber@suse.de, petar.jovanovic@imgtec.com

On Wed, Jun 18, 2014 at 05:48:20PM +0200, Petar Jovanovic wrote:
> From: Petar Jovanovic <petar.jovanovic@imgtec.com>
> 
> From MIPS documentation (Volume III):
> 
> UserLocal Register (CP0 Register 4, Select 2)
> Compliance Level: Recommended.
> 
> The UserLocal register is a read-write register that is not interpreted by
> the hardware and conditionally readable via the RDHWR instruction.
> 
> This register only exists if the Config3-ULRI register field is set.
> 
> Privileged software may write this register with arbitrary information and
> make it accessible to unprivileged software via register 29 (ULR) of the
> RDHWR instruction. To do so, bit 29 of the HWREna register must be set to a
> 1 to enable unprivileged access to the register.
> 
> Signed-off-by: Petar Jovanovic <petar.jovanovic@imgtec.com>

Thanks for this new version, I just applied it.

-- 
Aurelien Jarno                          GPG: 4096R/1DDD8C9B
aurelien@aurel32.net                 http://www.aurel32.net