From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:42341) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XjPzo-0001mo-TR for qemu-devel@nongnu.org; Wed, 29 Oct 2014 05:56:57 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1XjPzj-0003N1-RO for qemu-devel@nongnu.org; Wed, 29 Oct 2014 05:56:52 -0400 Received: from mailapp01.imgtec.com ([195.59.15.196]:62730) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1XjPzj-0003Mp-LN for qemu-devel@nongnu.org; Wed, 29 Oct 2014 05:56:47 -0400 Date: Wed, 29 Oct 2014 09:56:44 +0000 From: James Hogan Message-ID: <20141029095644.GE7778@jhogan-linux.le.imgtec.org> References: <1414546928-54642-1-git-send-email-yongbok.kim@imgtec.com> <1414546928-54642-3-git-send-email-yongbok.kim@imgtec.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: <1414546928-54642-3-git-send-email-yongbok.kim@imgtec.com> Subject: Re: [Qemu-devel] [PATCH v2 02/20] target-mips: add MSA exceptions List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Yongbok Kim Cc: leon.alrae@imgtec.com, qemu-devel@nongnu.org, aurelien@aurel32.net On Wed, Oct 29, 2014 at 01:41:50AM +0000, Yongbok Kim wrote: > add MSA exceptions > > Signed-off-by: Yongbok Kim Reviewed-by: James Hogan Cheers James > --- > target-mips/helper.c | 10 ++++++++++ > 1 files changed, 10 insertions(+), 0 deletions(-) > > diff --git a/target-mips/helper.c b/target-mips/helper.c > index c92b25c..3a93c20 100644 > --- a/target-mips/helper.c > +++ b/target-mips/helper.c > @@ -426,6 +426,8 @@ static const char * const excp_names[EXCP_LAST + 1] = { > [EXCP_CACHE] = "cache error", > [EXCP_TLBXI] = "TLB execute-inhibit", > [EXCP_TLBRI] = "TLB read-inhibit", > + [EXCP_MSADIS] = "MSA disabled", > + [EXCP_MSAFPE] = "MSA floating point", > }; > > target_ulong exception_resume_pc (CPUMIPSState *env) > @@ -667,6 +669,10 @@ void mips_cpu_do_interrupt(CPUState *cs) > cause = 13; > update_badinstr = 1; > goto set_EPC; > + case EXCP_MSAFPE: > + cause = 14; > + update_badinstr = 1; > + goto set_EPC; > case EXCP_FPE: > cause = 15; > update_badinstr = 1; > @@ -681,6 +687,10 @@ void mips_cpu_do_interrupt(CPUState *cs) > case EXCP_TLBXI: > cause = 20; > goto set_EPC; > + case EXCP_MSADIS: > + cause = 21; > + update_badinstr = 1; > + goto set_EPC; > case EXCP_MDMX: > cause = 22; > goto set_EPC; > -- > 1.7.4 > >