From: "Michael S. Tsirkin" <mst@redhat.com>
To: Shannon Zhao <zhaoshenglong@huawei.com>
Cc: peter.maydell@linaro.org, hangaohuai@huawei.com,
a.spyridakis@virtualopensystems.com, claudio.fontana@huawei.com,
qemu-devel@nongnu.org, peter.huangpeng@huawei.com,
alex.bennee@linaro.org, hanjun.guo@linaro.org,
pbonzini@redhat.com, Igor Mammedov <imammedo@redhat.com>,
lersek@redhat.com, christoffer.dall@linaro.org,
shannon.zhao@linaro.org
Subject: Re: [Qemu-devel] [PATCH v6 05/22] hw/acpi/aml-build: Add aml_interrupt() term
Date: Mon, 18 May 2015 12:34:04 +0200 [thread overview]
Message-ID: <20150518123333-mutt-send-email-mst@redhat.com> (raw)
In-Reply-To: <555963C9.7020204@huawei.com>
On Mon, May 18, 2015 at 12:00:09PM +0800, Shannon Zhao wrote:
> On 2015/5/15 20:45, Igor Mammedov wrote:
> > On Thu, 7 May 2015 17:29:07 +0800
> > Shannon Zhao <zhaoshenglong@huawei.com> wrote:
> >
> >> From: Shannon Zhao <shannon.zhao@linaro.org>
> >>
> >> Add aml_interrupt() for describing device interrupt in resource template.
> >> These can be used to generating DSDT table for ACPI on ARM.
> >>
> >> Signed-off-by: Shannon Zhao <zhaoshenglong@huawei.com>
> >> Signed-off-by: Shannon Zhao <shannon.zhao@linaro.org>
> >> ---
> >> hw/acpi/aml-build.c | 28 +++++++++++++++++++++++++
> >> include/hw/acpi/aml-build.h | 50 +++++++++++++++++++++++++++++++++++++++++++++
> >> 2 files changed, 78 insertions(+)
> >>
> >> diff --git a/hw/acpi/aml-build.c b/hw/acpi/aml-build.c
> >> index 61407b7..babe4d6 100644
> >> --- a/hw/acpi/aml-build.c
> >> +++ b/hw/acpi/aml-build.c
> >> @@ -532,6 +532,34 @@ Aml *aml_memory32_fixed(uint32_t addr, uint32_t size,
> >> return var;
> >> }
> >>
> >> +/*
> >> + * ACPI 1.0: 6.4.3.6 Interrupt (Interrupt Resource Descriptor Macro)
> >> + */
> > I'm looking at 1.0b spec, respective chapter named as
> > "Extended Interrupt Descriptor (Type 1, Large Item Name 0x9)"
> >
> >> +Aml *aml_interrupt(AmlConsumerAndProducer con_and_pro,
> >> + AmlLevelAndEdge level_and_edge,
> >> + AmlActiveHighAndLow high_and_low,
> >> + AmlExclusiveAndShared exclusive_and_shared,
> >> + AmlWakeCap wake_capable, uint32_t irq)
> > there isn't wake_capable flag in 1.0b spec,
> > either fix above to spec where it was introduced or drop this flag
> > if it won't be not used and stay with 1.0 spec.
> >
> > if you choose a newer spec route than
> >
> > s/AmlExclusiveAndShared exclusive_and_shared/AmlShared shared/
> >
> > and
> >
> > typedef enum {
> > aml_exclusive = 0,
> > aml_shared = 1,
> > aml_exclusive_and_wake = 2,
> > aml_shared_and_wake = 3
> > } AmlShared;
> >
> > to be closer to the spec
> >
>
> Ok, thanks, I would choose a ACPI 5.0 spec for this as the wake firstly
> appears in this version.
>
> >> +{
> >> + Aml *var = aml_alloc();
> >> + uint8_t irq_flags = con_and_pro | (level_and_edge << 1)
> >> + | (high_and_low << 2) | (exclusive_and_shared << 3)
> >> + | (wake_capable << 4);
> >> +
> >> + build_append_byte(var->buf, 0x89); /* Extended irq descriptor */
> >> + build_append_byte(var->buf, 6); /* Length, bits[7:0] minimum value = 6 */
> >> + build_append_byte(var->buf, 0); /* Length, bits[15:8] minimum value = 0 */
> >> + build_append_byte(var->buf, irq_flags); /* Interrupt Vector Information. */
> >> + build_append_byte(var->buf, 0x01); /* Interrupt table length = 1 */
> >> +
> >> + /* Interrupt Number */
> >> + build_append_byte(var->buf, extract32(irq, 0, 8)); /* bits[7:0] */
> >> + build_append_byte(var->buf, extract32(irq, 8, 8)); /* bits[15:8] */
> >> + build_append_byte(var->buf, extract32(irq, 16, 8)); /* bits[23:16] */
> >> + build_append_byte(var->buf, extract32(irq, 24, 8)); /* bits[31:24] */
> >> + return var;
> >> +}
> >> +
> >> /* ACPI 1.0b: 6.4.2.5 I/O Port Descriptor */
> >> Aml *aml_io(AmlIODecode dec, uint16_t min_base, uint16_t max_base,
> >> uint8_t aln, uint8_t len)
> >> diff --git a/include/hw/acpi/aml-build.h b/include/hw/acpi/aml-build.h
> >> index 154823b..5b60744 100644
> >> --- a/include/hw/acpi/aml-build.h
> >> +++ b/include/hw/acpi/aml-build.h
> >> @@ -105,6 +105,51 @@ typedef enum {
> >> aml_ReadWrite = 1,
> >> } AmlReadAndWrite;
> >>
> >> +/*
> >> + * ACPI 1.0b: Table 6-28 Extended Interrupt Descriptor Definition
> >> + * Interrupt Vector Flags Bits[0] Consumer/Producer
> >> + */
> >> +typedef enum {
> >> + aml_consumer_producer = 0,
> >> + aml_consumer = 1,
> >> +} AmlConsumerAndProducer;
> >> +
> >> +/*
> >> + * ACPI 1.0b: Table 6-28 Extended Interrupt Descriptor Definition
> >> + * _HE field definition
> >> + */
> >> +typedef enum {
> >> + aml_level = 0,
> >> + aml_edge = 1,
> >> +} AmlLevelAndEdge;
> >> +
> >> +/*
> >> + * ACPI 1.0b: Table 6-28 Extended Interrupt Descriptor Definition
> >> + * _LL field definition
> >> + */
> >> +typedef enum {
> >> + aml_active_high = 0,
> >> + aml_active_low = 1,
> >> +} AmlActiveHighAndLow;
> >> +
> >> +/*
> >> + * ACPI 1.0b: Table 6-28 Extended Interrupt Descriptor Definition
> >> + * _SHR field definition
> >> + */
> >> +typedef enum {
> >> + aml_exclusive = 0,
> >> + aml_shared = 1,
> >> +} AmlExclusiveAndShared;
> >> +
> >> +/*
> >> + * ACPI 5.1: Table 6-203 Extended Interrupt Descriptor Definition
> >> + * _WKC field definition
> >> + */
> >> +typedef enum {
> >> + aml_not_wake_capable = 0,
> >> + aml_wake_capable = 1,
> >> +} AmlWakeCap;
> >> +
> >> typedef
> >> struct AcpiBuildTables {
> >> GArray *table_data;
> >> @@ -164,6 +209,11 @@ Aml *aml_call3(const char *method, Aml *arg1, Aml *arg2, Aml *arg3);
> >> Aml *aml_call4(const char *method, Aml *arg1, Aml *arg2, Aml *arg3, Aml *arg4);
> >> Aml *aml_memory32_fixed(uint32_t addr, uint32_t size,
> >> AmlReadAndWrite read_and_write);
> >> +Aml *aml_interrupt(AmlConsumerAndProducer con_and_pro,
> >> + AmlLevelAndEdge level_and_edge,
> >> + AmlActiveHighAndLow high_and_low,
> >> + AmlExclusiveAndShared exclusive_and_shared,
> >> + AmlWakeCap wake_capable, uint32_t irq);
> >> Aml *aml_io(AmlIODecode dec, uint16_t min_base, uint16_t max_base,
> >> uint8_t aln, uint8_t len);
> >> Aml *aml_operation_region(const char *name, AmlRegionSpace rs,
> >
> >
> > .
> >
Also, enum values must all be formatted like this:
UPPER_CASE
> --
> Shannon
next prev parent reply other threads:[~2015-05-18 10:34 UTC|newest]
Thread overview: 56+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-05-07 9:29 [Qemu-devel] [PATCH v6 00/22] Generate ACPI v5.1 tables and expose them to guest over fw_cfg on ARM Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 01/22] hw/i386: Move ACPI header definitions in an arch-independent location Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 02/22] hw/i386/acpi-build: move generic acpi building helpers into dedictated file Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 03/22] hw/arm/virt-acpi-build: Basic framework for building ACPI tables on ARM Shannon Zhao
2015-05-07 10:50 ` Alex Bennée
2015-05-08 1:51 ` Shannon Zhao
2015-05-07 15:44 ` Peter Maydell
2015-05-08 1:46 ` Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 04/22] hw/acpi/aml-build: Add aml_memory32_fixed() term Shannon Zhao
2015-05-07 12:18 ` Alex Bennée
2015-05-15 12:15 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 05/22] hw/acpi/aml-build: Add aml_interrupt() term Shannon Zhao
2015-05-07 15:51 ` Peter Maydell
2015-05-08 2:24 ` Shannon Zhao
2015-05-15 12:14 ` Igor Mammedov
2015-05-18 4:05 ` Shannon Zhao
2015-05-18 10:33 ` Michael S. Tsirkin
2015-05-19 12:02 ` Igor Mammedov
2015-05-15 12:45 ` Igor Mammedov
2015-05-18 4:00 ` Shannon Zhao
2015-05-18 10:34 ` Michael S. Tsirkin [this message]
2015-05-19 12:09 ` Igor Mammedov
2015-05-20 4:09 ` Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 06/22] hw/arm/virt-acpi-build: Generation of DSDT table for virt devices Shannon Zhao
2015-05-18 8:09 ` Alex Bennée
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 07/22] hw/arm/virt-acpi-build: Generate FADT table and update ACPI headers Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 08/22] hw/arm/virt-acpi-build: Generate MADT table Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 09/22] hw/arm/virt-acpi-build: Generate GTDT table Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 10/22] hw/arm/virt-acpi-build: Generate RSDT table Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 11/22] hw/arm/virt-acpi-build: Generate RSDP table Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 12/22] hw/arm/virt-acpi-build: Add PCIe info and generate MCFG table Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 13/22] hw/acpi/aml-build: Make aml_buffer() definition consistent with the spec Shannon Zhao
2015-05-15 13:08 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 14/22] hw/acpi/aml-build: Add ToUUID macro Shannon Zhao
2015-05-15 13:19 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 15/22] hw/acpi/aml-build: Add aml_or() term Shannon Zhao
2015-05-15 13:23 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 16/22] hw/acpi/aml-build: Add aml_lnot() term Shannon Zhao
2015-05-15 13:24 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 17/22] hw/acpi/aml-build: Add aml_else() term Shannon Zhao
2015-05-15 13:26 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 18/22] hw/acpi/aml-build: Add aml_create_dword_field() term Shannon Zhao
2015-05-15 13:30 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 19/22] hw/acpi/aml-build: Add aml_dword_io() term Shannon Zhao
2015-05-15 13:43 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 20/22] hw/acpi/aml-build: Add Unicode macro Shannon Zhao
2015-05-15 14:13 ` Igor Mammedov
2015-05-18 6:05 ` Shannon Zhao
2015-05-19 12:19 ` Igor Mammedov
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 21/22] hw/arm/virt-acpi-build: Add PCIe controller in ACPI DSDT table Shannon Zhao
2015-05-07 9:29 ` [Qemu-devel] [PATCH v6 22/22] hw/arm/virt: Enable dynamic generation of ACPI v5.1 tables Shannon Zhao
2015-05-07 16:09 ` Peter Maydell
2015-05-08 8:21 ` Shannon Zhao
2015-05-07 16:34 ` [Qemu-devel] [PATCH v6 00/22] Generate ACPI v5.1 tables and expose them to guest over fw_cfg on ARM Peter Maydell
2015-05-08 9:48 ` Shannon Zhao
2015-05-08 15:39 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20150518123333-mutt-send-email-mst@redhat.com \
--to=mst@redhat.com \
--cc=a.spyridakis@virtualopensystems.com \
--cc=alex.bennee@linaro.org \
--cc=christoffer.dall@linaro.org \
--cc=claudio.fontana@huawei.com \
--cc=hangaohuai@huawei.com \
--cc=hanjun.guo@linaro.org \
--cc=imammedo@redhat.com \
--cc=lersek@redhat.com \
--cc=pbonzini@redhat.com \
--cc=peter.huangpeng@huawei.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=shannon.zhao@linaro.org \
--cc=zhaoshenglong@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).