From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from eggs.gnu.org ([2001:4830:134:3::10]:42800) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ZAZBy-0006pC-9j for qemu-devel@nongnu.org; Thu, 02 Jul 2015 03:45:55 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1ZAZBt-0000th-6J for qemu-devel@nongnu.org; Thu, 02 Jul 2015 03:45:54 -0400 Received: from mail-la0-x22e.google.com ([2a00:1450:4010:c03::22e]:33660) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ZAZBs-0000tM-GA for qemu-devel@nongnu.org; Thu, 02 Jul 2015 03:45:48 -0400 Received: by laar3 with SMTP id r3so55561635laa.0 for ; Thu, 02 Jul 2015 00:45:47 -0700 (PDT) Date: Thu, 2 Jul 2015 10:52:28 +0300 From: Antony Pavlov Message-Id: <20150702105228.22675cfefe7d1760fb50afcb@gmail.com> In-Reply-To: <478545ddab5b50a804bed4eea1c8f38e155335fa.1435723168.git.serge.vakulenko@gmail.com> References: <478545ddab5b50a804bed4eea1c8f38e155335fa.1435723168.git.serge.vakulenko@gmail.com> Mime-Version: 1.0 Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: quoted-printable Subject: Re: [Qemu-devel] [PATCH pic32 v2 2/5] Fixed random index generation for TLBWR instruction. It was not quite random and did not skip Wired entries. List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , To: Serge Vakulenko Cc: Leon Alrae , qemu-devel@nongnu.org, Aurelien Jarno On Tue, 30 Jun 2015 21:12:31 -0700 Serge Vakulenko wrote: > Signed-off-by: Serge Vakulenko > --- > hw/mips/cputimer.c | 18 +++++------------- > 1 file changed, 5 insertions(+), 13 deletions(-) >=20 > diff --git a/hw/mips/cputimer.c b/hw/mips/cputimer.c > index 4f02a9f..94a29df 100644 > --- a/hw/mips/cputimer.c > +++ b/hw/mips/cputimer.c > @@ -25,21 +25,13 @@ > #include "qemu/timer.h" > #include "sysemu/kvm.h" > =20 > -#define TIMER_FREQ 100 * 1000 * 1000 > - This is a part of the 'Speed of MIPS CPU timer made configurable per platfo= rm.' patch. --=A0 Best regards, =A0 Antony Pavlov