From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([2001:4830:134:3::10]:47766)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <lorenzo.pieralisi@arm.com>) id 1aNdXT-00085V-DI
	for qemu-devel@nongnu.org; Mon, 25 Jan 2016 04:34:24 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <lorenzo.pieralisi@arm.com>) id 1aNdXQ-0006eK-5C
	for qemu-devel@nongnu.org; Mon, 25 Jan 2016 04:34:23 -0500
Received: from foss.arm.com ([217.140.101.70]:34123)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <lorenzo.pieralisi@arm.com>) id 1aNdXP-0006eB-Vh
	for qemu-devel@nongnu.org; Mon, 25 Jan 2016 04:34:20 -0500
Date: Mon, 25 Jan 2016 09:36:05 +0000
From: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Message-ID: <20160125093604.GA32652@red-moon>
References: <1452696603-27611-1-git-send-email-lorenzo.pieralisi@arm.com>
	<56A2E2CD.80904@roeck-us.net>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <56A2E2CD.80904@roeck-us.net>
Subject: Re: [Qemu-devel] [PATCH v2] arm64: kernel: fix architected PMU
 registers unconditional access
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Guenter Roeck <linux@roeck-us.net>
Cc: Mark Rutland <mark.rutland@arm.com>, Peter Maydell <peter.maydell@linaro.org>, Will Deacon <will.deacon@arm.com>, qemu-devel@nongnu.org, linux-arm-kernel@lists.infradead.org

Hi Guenter,

On Fri, Jan 22, 2016 at 06:17:49PM -0800, Guenter Roeck wrote:
> On 01/13/2016 06:50 AM, Lorenzo Pieralisi wrote:
> >The Performance Monitors extension is an optional feature of the
> >AArch64 architecture, therefore, in order to access Performance
> >Monitors registers safely, the kernel should detect the architected
> >PMU unit presence through the ID_AA64DFR0_EL1 register PMUVer field
> >before accessing them.
> >
> >This patch implements a guard by reading the ID_AA64DFR0_EL1 register
> >PMUVer field to detect the architected PMU presence and prevent accessing
> >PMU system registers if the Performance Monitors extension is not
> >implemented in the core.
> >
> >Fixes: 60792ad349f3 ("arm64: kernel: enforce pmuserenr_el0 initialization and restore")
> >Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
> >Reported-by: Guenter Roeck <linux@roeck-us.net>
> >Tested-by: Guenter Roeck <linux@roeck-us.net>
> >Cc: Will Deacon <will.deacon@arm.com>
> >Cc: Peter Maydell <peter.maydell@linaro.org>
> >Cc: Mark Rutland <mark.rutland@arm.com>
> 
> Hi,
> 
> this patch is still missing in mainline.
> 
> Did it get lost ?

No it did not, it will be sent shortly, thanks.

Lorenzo