From: Christoffer Dall <christoffer.dall@linaro.org>
To: Andrew Jones <drjones@redhat.com>
Cc: peter.maydell@linaro.org, kvm@vger.kernel.org,
marc.zyngier@arm.com, andre.przywara@arm.com,
qemu-devel@nongnu.org, qemu-arm@nongnu.org,
alex.bennee@linaro.org, kvmarm@lists.cs.columbia.edu
Subject: Re: [Qemu-devel] [kvm-unit-tests PATCH 00/10] arm/arm64: add gic framework
Date: Tue, 24 May 2016 14:39:10 +0200 [thread overview]
Message-ID: <20160524123910.GD3582@cbox> (raw)
In-Reply-To: <20160524122343.qw23iihg5c2eevi5@hawk.localdomain>
On Tue, May 24, 2016 at 02:23:43PM +0200, Andrew Jones wrote:
> On Tue, May 24, 2016 at 01:58:19PM +0200, Christoffer Dall wrote:
> > On Mon, May 23, 2016 at 05:24:23PM +0200, Andrew Jones wrote:
> > > On Wed, May 18, 2016 at 11:07:14AM +0200, Christoffer Dall wrote:
> > > > Hi Drew,
> > > >
> > > > Thanks for doing this. I'm happy to see some tests for the GIC.
> > > >
> > > > I've been pondering with how to write unit tests for all the MMIO
> > > > implementations. If you have some thoughts on how that could be easily
> > > > fitted into this framework, that would probably be a good place to do it
> > > > ;)
> > >
> > > Hi Christoffer,
> > >
> > > Sorry for my slow response, I've been on vacation. For MMIO
> > > implementations, are you referring to the emulation done for
> > > gicv2 accesses and for gicv3 legacy accesses? And, if so, is
> > > your question how we might be able to use the same test
> > > framework for both? And, if that's so, then I think this series
> > > gets us pretty close already. If I'm completely off-base, then
> > > please give me a quick high-level description of what you'd like
> > > to be able to do.
> > >
> > What I meant was testing all the MMIO accesses to the various
> > distributor MMIO regions.
> >
> > For example, writing full words to all registers (some value) reading
> > back the value, correcting for RAZ/WI semantics, and testing that byte
> > accesses to those registers where that's allowed also works.
>
> OK, understood. We can build a table that describes each distributor
> offset's allowed access types and expected read-back results for the
> "default enablement" of the gic. Then, we'd run through that table
> doing a refresh of the gic enabling before each offset test. This
> series provides everything needed for that, except the offset table.
> It should be pretty easy to add.
>
> Now, configuring the gic differently will result in some offsets
> producing different values, so we'll eventually want to extend the
> table to check the same offsets using different gic enable functions
> as well, but that would be pretty easy to do too.
>
> >
> > If adding that on top of this series sounds like a good idea, someone
> > should add it to the bottom of their (presumably already long) todo
> > list, myself included.
>
> They do sound like good tests to have. I've added it to the middle
> of my long TODO. If somebody beats me to it, I won't complain :-)
>
Awesome, thanks!
-Christoffer
prev parent reply other threads:[~2016-05-24 12:39 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-05-16 7:57 [Qemu-devel] [kvm-unit-tests PATCH 00/10] arm/arm64: add gic framework Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 01/10] lib: xstr: allow multiple args Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 02/10] arm64: fix get_"sysreg32" and make MPIDR 64bit Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 03/10] arm/arm64: smp: support more than 8 cpus Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 04/10] arm/arm64: add some delay routines Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 05/10] arm/arm64: irq enable/disable Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 06/10] arm/arm64: add initial gicv2 support Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 07/10] arm64: add initial gicv3 support Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 08/10] arm/arm64: gicv2: add an IPI test Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 09/10] arm/arm64: gicv3: " Andrew Jones
2016-05-16 7:57 ` [Qemu-devel] [kvm-unit-tests PATCH 10/10] arm/arm64: gic: don't just use zero Andrew Jones
2016-05-18 9:07 ` [Qemu-devel] [kvm-unit-tests PATCH 00/10] arm/arm64: add gic framework Christoffer Dall
2016-05-23 15:24 ` Andrew Jones
2016-05-24 11:58 ` Christoffer Dall
2016-05-24 12:23 ` Andrew Jones
2016-05-24 12:39 ` Christoffer Dall [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160524123910.GD3582@cbox \
--to=christoffer.dall@linaro.org \
--cc=alex.bennee@linaro.org \
--cc=andre.przywara@arm.com \
--cc=drjones@redhat.com \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.cs.columbia.edu \
--cc=marc.zyngier@arm.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).