From: "Raj, Ashok" <ashok.raj@intel.com>
To: Laszlo Ersek <lersek@redhat.com>
Cc: Haozhong Zhang <haozhong.zhang@intel.com>,
Paolo Bonzini <pbonzini@redhat.com>,
qemu-devel@nongnu.org, Richard Henderson <rth@twiddle.net>,
Eduardo Habkost <ehabkost@redhat.com>,
"Michael S . Tsirkin" <mst@redhat.com>,
Marcelo Tosatti <mtosatti@redhat.com>,
kvm@vger.kernel.org, Boris Petkov <bp@suse.de>,
Tony Luck <tony.luck@intel.com>,
Andi Kleen <andi.kleen@intel.com>,
rkrcmar@redhat.com, ashok.raj@intel.com
Subject: Re: [Qemu-devel] [PATCH v4 3/3] i386: publish advised value of MSR_IA32_FEATURE_CONTROL via fw_cfg
Date: Fri, 17 Jun 2016 13:55:55 -0700 [thread overview]
Message-ID: <20160617205555.GA8245@linux.intel.com> (raw)
In-Reply-To: <126a858e-f88a-3023-c7fe-a531c780121c@redhat.com>
On Fri, Jun 17, 2016 at 10:48:17PM +0200, Laszlo Ersek wrote:
> On 06/17/16 22:21, Raj, Ashok wrote:
> > On Fri, Jun 17, 2016 at 07:31:08PM +0200, Laszlo Ersek wrote:
> >>>>
> >>>> On 16/06/2016 08:06, Haozhong Zhang wrote:
> >>>>> It's a prerequisite that certain bits of MSR_IA32_FEATURE_CONTROL should
> >>>>> be set before some features (e.g. VMX and LMCE) can be used, which is
> >>>>> usually done by the firmware. This patch adds a fw_cfg file
> >>>>> "etc/msr_feature_control" which contains the advised value of
> >>>>> MSR_IA32_FEATURE_CONTROL and can be used by guest firmware (e.g. SeaBIOS).
> >>>>>
> >
> > I'm sorry i'm joining this discussion a bit late returning from vacation.
> > In a real platform supporting LMCE, BIOS is responsible for setting the bits
> > for IA32_FEATURE_CONTROL correctly. There are good reasons why we want the
> > BIOS to play this role.
> >
> > in a virtualized environment, do we really have to push the same requirement
> > or would it suffice to just emulate it as we did in the early patches.
> >
> > Not sure what exact problem is created by just simply supporting it within
> > kvm/qemu and not needing the bios for the guest to also adapt these changes.
>
> At the moment, my understanding of this feature is superficial, but the
> mechanisms involved in it don't seem complex. I don't expect
> difficulties implementing it, I just need the details that I asked for
> spelled out for me.
>
> As to why we should be doing this in the guest firmware(s) -- "because
> that's what happens on physical machines too" :) Following the phys
> world to the letter in virt is not always a goal, but it's never wrong.
But the guest bios does nothing like the BIOS in the real platform.
for e.g. a real bios would have SMM handlers to work for implementing firmware
first mechanisms before notifying the OS. None of these exist in the
virtalized world.
next prev parent reply other threads:[~2016-06-17 20:56 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-16 6:06 [Qemu-devel] [PATCH v4 0/3] Add QEMU support for Intel local MCE Haozhong Zhang
2016-06-16 6:06 ` [Qemu-devel] [PATCH v4 1/3] target-i386: KVM: add basic Intel LMCE support Haozhong Zhang
2016-06-16 9:50 ` Paolo Bonzini
2016-06-16 10:16 ` Haozhong Zhang
2016-06-16 10:23 ` Paolo Bonzini
2016-06-16 10:34 ` Haozhong Zhang
2016-06-16 10:42 ` Paolo Bonzini
2016-06-16 18:05 ` Eduardo Habkost
2016-06-16 18:17 ` Paolo Bonzini
2016-06-16 19:37 ` Eduardo Habkost
2016-06-17 1:26 ` Haozhong Zhang
2016-06-17 16:20 ` Eduardo Habkost
2016-06-20 2:04 ` Haozhong Zhang
2016-06-16 6:06 ` [Qemu-devel] [PATCH v4 2/3] target-i386: add migration support for Intel LMCE Haozhong Zhang
2016-06-16 9:51 ` Paolo Bonzini
2016-06-16 10:29 ` Haozhong Zhang
2016-06-16 10:41 ` Paolo Bonzini
2016-06-16 10:55 ` Haozhong Zhang
2016-06-16 17:36 ` Eduardo Habkost
2016-06-16 17:40 ` Paolo Bonzini
2016-06-16 17:58 ` Eduardo Habkost
2016-06-17 2:01 ` Haozhong Zhang
2016-06-17 17:20 ` Eduardo Habkost
2016-06-17 17:26 ` Paolo Bonzini
2016-06-20 2:11 ` Haozhong Zhang
2016-06-20 6:58 ` Paolo Bonzini
2016-06-20 7:26 ` Haozhong Zhang
2016-06-16 19:53 ` Eduardo Habkost
2016-06-16 6:06 ` [Qemu-devel] [PATCH v4 3/3] i386: publish advised value of MSR_IA32_FEATURE_CONTROL via fw_cfg Haozhong Zhang
2016-06-16 9:52 ` Paolo Bonzini
2016-06-16 11:19 ` Haozhong Zhang
2016-06-17 17:31 ` Laszlo Ersek
2016-06-17 20:21 ` Raj, Ashok
2016-06-17 20:48 ` Laszlo Ersek
2016-06-17 20:55 ` Raj, Ashok [this message]
2016-06-17 21:30 ` Laszlo Ersek
2016-06-20 3:09 ` Haozhong Zhang
2016-06-20 6:56 ` Paolo Bonzini
2016-06-20 7:20 ` Haozhong Zhang
2016-06-22 10:18 ` Haozhong Zhang
2016-06-22 15:51 ` Laszlo Ersek
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160617205555.GA8245@linux.intel.com \
--to=ashok.raj@intel.com \
--cc=andi.kleen@intel.com \
--cc=bp@suse.de \
--cc=ehabkost@redhat.com \
--cc=haozhong.zhang@intel.com \
--cc=kvm@vger.kernel.org \
--cc=lersek@redhat.com \
--cc=mst@redhat.com \
--cc=mtosatti@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=rkrcmar@redhat.com \
--cc=rth@twiddle.net \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).