From: "Dr. David Alan Gilbert" <dgilbert@redhat.com>
To: Eduardo Habkost <ehabkost@redhat.com>
Cc: qemu-devel@nongnu.org, pbonzini@redhat.com, marcel@redhat.com,
mst@redhat.com, kraxel@redhat.com
Subject: Re: [Qemu-devel] [PATCH v4 5/5] x86: Set physical address bits based on host
Date: Mon, 11 Jul 2016 13:29:56 +0100 [thread overview]
Message-ID: <20160711122956.GC3165@work-vm> (raw)
In-Reply-To: <20160708231601.GR4131@thinpad.lan.raisama.net>
* Eduardo Habkost (ehabkost@redhat.com) wrote:
> On Fri, Jul 08, 2016 at 04:01:39PM +0100, Dr. David Alan Gilbert (git) wrote:
> > From: "Dr. David Alan Gilbert" <dgilbert@redhat.com>
> >
> > Add the host-phys-bits boolean property, if true, take phys-bits
> > from the hosts physical bits value, overriding either the default
> > or the user specified value.
> >
> > We can also use the value we read from the host to check the users
> > explicitly set value and warn them if it doesn't match.
> >
> > Signed-off-by: Dr. David Alan Gilbert <dgilbert@redhat.com>
> > ---
> [...]
> > @@ -2952,28 +2977,57 @@ static void x86_cpu_realizefn(DeviceState *dev, Error **errp)
> > & CPUID_EXT2_AMD_ALIASES);
> > }
> >
> > + /* For 64bit systems think about the number of physical bits to present.
> > + * ideally this should be the same as the host; anything other than matching
> > + * the host can cause incorrect guest behaviour.
> > + * QEMU used to pick the magic value of 40 bits that corresponds to
> > + * consumer AMD devices but nothing else.
> > + */
> > + if (cpu->host_phys_bits && !kvm_enabled()) {
> > + error_setg(errp, "phys-bits can not be read from the host in"
> > + " TCG mode");
> > + return;
> > + }
> > +
> > if (env->features[FEAT_8000_0001_EDX] & CPUID_EXT2_LM) {
> > - /* 0 is a special meaning 'use the old default', which matches
> > - * the value used by TCG (40).
> > - */
> > - if (cpu->phys_bits == 0) {
> > - cpu->phys_bits = TCG_PHYS_ADDR_BITS;
> > - }
> > if (kvm_enabled()) {
> > - if (cpu->phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||
> > - cpu->phys_bits < 32) {
> > + uint32_t host_phys_bits = x86_host_phys_bits();
> > + static bool warned;
> > +
> > + if (cpu->host_phys_bits) {
> > + /* The user asked for us to use the host physical bits */
> > + cpu->phys_bits = host_phys_bits;
> > + }
> > +
> > + /* Print a warning if the user set it to a value that's not the
> > + * host value.
> > + */
> > + if (cpu->phys_bits != host_phys_bits && cpu->phys_bits != 0 &&
> > + !warned) {
> > + error_report("Warning: Host physical bits (%u)"
> > + " does not match phys-bits property (%u)",
> > + host_phys_bits, cpu->phys_bits);
> > + warned = true;
> > + }
> > +
> > + if (cpu->phys_bits &&
> > + (cpu->phys_bits > TARGET_PHYS_ADDR_SPACE_BITS ||
> > + cpu->phys_bits < 32)) {
> > error_setg(errp, "phys-bits should be between 32 and %u "
> > " (but is %u)",
> > TARGET_PHYS_ADDR_SPACE_BITS, cpu->phys_bits);
> > return;
> > }
> > } else {
> > - if (cpu->phys_bits != TCG_PHYS_ADDR_BITS) {
> > + if (cpu->phys_bits && cpu->phys_bits != TCG_PHYS_ADDR_BITS) {
> > error_setg(errp, "TCG only supports phys-bits=%u",
> > TCG_PHYS_ADDR_BITS);
> > return;
> > }
> > }
> > + if (cpu->phys_bits == 0 && !cpu->host_phys_bits) {
>
> Why the !cpu->host_phys_bits check? It seems to be impossible to
> have (cpu->host_phys_bits == true && cpu->phys_bits == 0) here.
Right; I think I added that before I added the TCG check at the top.
> > + cpu->phys_bits = TCG_PHYS_ADDR_BITS;
> > + }
> > } else {
> > /* For 32 bit systems don't use the user set value, but keep
> > * phys_bits consistent with what we tell the guest.
>
> Shouldn't we return error if host-phys-bits is set in 32-bit
> mode?
Yes; easy to add.
Do you want me to repost just this patch or the whole set?
Dave
> > @@ -3290,6 +3344,7 @@ static Property x86_cpu_properties[] = {
> > DEFINE_PROP_BOOL("enforce", X86CPU, enforce_cpuid, false),
> > DEFINE_PROP_BOOL("kvm", X86CPU, expose_kvm, true),
> > DEFINE_PROP_UINT32("phys-bits", X86CPU, phys_bits, 0),
> > + DEFINE_PROP_BOOL("host-phys-bits", X86CPU, host_phys_bits, false),
> > DEFINE_PROP_BOOL("fill-mtrr-mask", X86CPU, fill_mtrr_mask, true),
> > DEFINE_PROP_UINT32("level", X86CPU, env.cpuid_level, 0),
> > DEFINE_PROP_UINT32("xlevel", X86CPU, env.cpuid_xlevel, 0),
> > diff --git a/target-i386/cpu.h b/target-i386/cpu.h
> > index 9d79146..3c4e64a 100644
> > --- a/target-i386/cpu.h
> > +++ b/target-i386/cpu.h
> > @@ -1184,6 +1184,9 @@ struct X86CPU {
> > /* if true fill the top bits of the MTRR_PHYSMASKn variable range */
> > bool fill_mtrr_mask;
> >
> > + /* if true override the phys_bits value with a value read from the host */
> > + bool host_phys_bits;
> > +
> > /* Number of physical address bits supported */
> > uint32_t phys_bits;
> >
> > --
> > 2.7.4
> >
>
> --
> Eduardo
--
Dr. David Alan Gilbert / dgilbert@redhat.com / Manchester, UK
next prev parent reply other threads:[~2016-07-11 12:30 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-07-08 15:01 [Qemu-devel] [PATCH v4 0/5] x86: Physical address limit patches Dr. David Alan Gilbert (git)
2016-07-08 15:01 ` [Qemu-devel] [PATCH v4 1/5] x86: Provide TCG_PHYS_ADDR_BITS Dr. David Alan Gilbert (git)
2016-07-08 18:44 ` Eduardo Habkost
2016-07-08 15:01 ` [Qemu-devel] [PATCH v4 2/5] x86: Allow physical address bits to be set Dr. David Alan Gilbert (git)
2016-07-08 18:59 ` Eduardo Habkost
2016-07-08 19:24 ` Paolo Bonzini
2016-07-08 19:25 ` Dr. David Alan Gilbert
2016-07-08 19:50 ` Eduardo Habkost
2016-07-08 23:36 ` Eduardo Habkost
2016-07-09 0:59 ` Richard Henderson
2016-07-09 2:36 ` Eduardo Habkost
2016-07-08 15:01 ` [Qemu-devel] [PATCH v4 3/5] x86: Mask mtrr mask based on CPU physical address limits Dr. David Alan Gilbert (git)
2016-07-08 15:01 ` [Qemu-devel] [PATCH v4 4/5] x86: fill high bits of mtrr mask Dr. David Alan Gilbert (git)
2016-07-08 23:07 ` Eduardo Habkost
2016-07-08 15:01 ` [Qemu-devel] [PATCH v4 5/5] x86: Set physical address bits based on host Dr. David Alan Gilbert (git)
2016-07-08 16:34 ` Paolo Bonzini
2016-07-08 23:16 ` Eduardo Habkost
2016-07-11 12:29 ` Dr. David Alan Gilbert [this message]
2016-07-11 13:01 ` Eduardo Habkost
2016-07-11 15:39 ` Dr. David Alan Gilbert
2016-07-11 18:42 ` Eduardo Habkost
2016-07-11 18:47 ` Dr. David Alan Gilbert
2016-07-09 0:15 ` [Qemu-devel] [PATCH v4 0/5] x86: Physical address limit patches Eduardo Habkost
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20160711122956.GC3165@work-vm \
--to=dgilbert@redhat.com \
--cc=ehabkost@redhat.com \
--cc=kraxel@redhat.com \
--cc=marcel@redhat.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).