From: no-reply@patchew.org
To: david@gibson.dropbear.id.au
Cc: famz@redhat.com, lvivier@redhat.com, agraf@suse.de,
mst@redhat.com, aik@ozlabs.ru, mdroth@linux.vnet.ibm.com,
qemu-devel@nongnu.org, qemu-ppc@nongnu.org, abolonga@redhat.com
Subject: Re: [Qemu-devel] [PATCHv2 0/7] Improve PCI IO window orgnaization for pseries
Date: Wed, 12 Oct 2016 01:26:53 -0700 (PDT) [thread overview]
Message-ID: <20161012082649.451743.90968@ex-std-node742.prod.rhcloud.com> (raw)
In-Reply-To: <1476247497-6976-1-git-send-email-david@gibson.dropbear.id.au>
Hi,
Your series seems to have some coding style problems. See output below for
more information:
Message-id: 1476247497-6976-1-git-send-email-david@gibson.dropbear.id.au
Subject: [Qemu-devel] [PATCHv2 0/7] Improve PCI IO window orgnaization for pseries
Type: series
=== TEST SCRIPT BEGIN ===
#!/bin/bash
BASE=base
n=1
total=$(git log --oneline $BASE.. | wc -l)
failed=0
# Useful git options
git config --local diff.renamelimit 0
git config --local diff.renames True
commits="$(git log --format=%H --reverse $BASE..)"
for c in $commits; do
echo "Checking PATCH $n/$total: $(git show --no-patch --format=%s $c)..."
if ! git show $c --format=email | ./scripts/checkpatch.pl --mailback -; then
failed=1
echo
fi
n=$((n+1))
done
exit $failed
=== TEST SCRIPT END ===
Updating 3c8cf5a9c21ff8782164d1def7f44bd888713384
Switched to a new branch 'test'
48ea719 spapr: Improved placement of PCI host bridges in guest memory map
f790c9b spapr_pci: Add a 64-bit MMIO window
d062e05 spapr: Adjust placement of PCI host bridge to allow > 1TiB RAM
05496d4 spapr_pci: Delegate placement of PCI host bridges to machine type
b786bfb libqos: Limit spapr-pci to 32-bit MMIO for now
3f60afe libqos: Correct error in PCI hole sizing for spapr
150ef26 libqos: Isolate knowledge of spapr memory map to qpci_init_spapr()
=== OUTPUT BEGIN ===
Checking PATCH 1/7: libqos: Isolate knowledge of spapr memory map to qpci_init_spapr()...
Checking PATCH 2/7: libqos: Correct error in PCI hole sizing for spapr...
Checking PATCH 3/7: libqos: Limit spapr-pci to 32-bit MMIO for now...
Checking PATCH 4/7: spapr_pci: Delegate placement of PCI host bridges to machine type...
Checking PATCH 5/7: spapr: Adjust placement of PCI host bridge to allow > 1TiB RAM...
Checking PATCH 6/7: spapr_pci: Add a 64-bit MMIO window...
Checking PATCH 7/7: spapr: Improved placement of PCI host bridges in guest memory map...
ERROR: Macros with multiple statements should be enclosed in a do - while loop
#142: FILE: hw/ppc/spapr.c:2534:
+#define SPAPR_COMPAT_2_7 \
+ HW_COMPAT_2_7 \
+ { \
+ .driver = TYPE_SPAPR_PCI_HOST_BRIDGE, \
+ .property = "mem_win_size", \
+ .value = stringify(SPAPR_PCI_2_7_MMIO_WIN_SIZE),\
+ }, \
+ { \
+ .driver = TYPE_SPAPR_PCI_HOST_BRIDGE, \
+ .property = "mem64_win_size", \
+ .value = "0", \
+ },
total: 1 errors, 0 warnings, 226 lines checked
Your patch has style problems, please review. If any of these errors
are false positives report them to the maintainer, see
CHECKPATCH in MAINTAINERS.
=== OUTPUT END ===
Test command exited with code: 1
---
Email generated automatically by Patchew [http://patchew.org/].
Please send your feedback to patchew-devel@freelists.org
prev parent reply other threads:[~2016-10-12 8:27 UTC|newest]
Thread overview: 19+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-10-12 4:44 [Qemu-devel] [PATCHv2 0/7] Improve PCI IO window orgnaization for pseries David Gibson
2016-10-12 4:44 ` [Qemu-devel] [PATCHv2 1/7] libqos: Isolate knowledge of spapr memory map to qpci_init_spapr() David Gibson
2016-10-12 8:00 ` Laurent Vivier
2016-10-12 4:44 ` [Qemu-devel] [PATCHv2 2/7] libqos: Correct error in PCI hole sizing for spapr David Gibson
2016-10-12 8:07 ` Laurent Vivier
2016-10-12 4:44 ` [Qemu-devel] [PATCHv2 3/7] libqos: Limit spapr-pci to 32-bit MMIO for now David Gibson
2016-10-12 8:20 ` Laurent Vivier
2016-10-12 4:44 ` [Qemu-devel] [PATCHv2 4/7] spapr_pci: Delegate placement of PCI host bridges to machine type David Gibson
2016-10-12 9:26 ` Laurent Vivier
2016-10-12 23:25 ` David Gibson
2016-10-12 4:44 ` [Qemu-devel] [PATCHv2 5/7] spapr: Adjust placement of PCI host bridge to allow > 1TiB RAM David Gibson
2016-10-12 10:07 ` Laurent Vivier
2016-10-12 10:55 ` David Gibson
2016-10-12 12:06 ` Laurent Vivier
2016-10-12 23:48 ` David Gibson
2016-10-12 4:44 ` [Qemu-devel] [PATCHv2 6/7] spapr_pci: Add a 64-bit MMIO window David Gibson
2016-10-12 13:39 ` Laurent Vivier
2016-10-12 4:44 ` [Qemu-devel] [PATCHv2 7/7] spapr: Improved placement of PCI host bridges in guest memory map David Gibson
2016-10-12 8:26 ` no-reply [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20161012082649.451743.90968@ex-std-node742.prod.rhcloud.com \
--to=no-reply@patchew.org \
--cc=abolonga@redhat.com \
--cc=agraf@suse.de \
--cc=aik@ozlabs.ru \
--cc=david@gibson.dropbear.id.au \
--cc=famz@redhat.com \
--cc=lvivier@redhat.com \
--cc=mdroth@linux.vnet.ibm.com \
--cc=mst@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).