Re: [Qemu-devel] [PATCH v2 0/3] POWER9 TCG enablements - part10

[David Gibson <david@gibson.dropbear.id.au>]

[-- Attachment #1: Type: text/plain, Size: 1200 bytes --]

On Mon, Jan 09, 2017 at 07:56:12PM +0530, Nikunj A Dadhania wrote:
> This series contains 11 new instructions for POWER9 ISA3.0
>      VSX Scalar Convert
>      VSX Scalar Add QP
> 
> Changelog:
> v1: 
> * xsaddqp, xscv[dpqp, qpdp] instructions use register numbering 0-31, this needs
>   to be handled in the decoding. ISA 3.0 documents to use them as VSR[VRA + 32], 
>   and likewise for other registers. 
> 
> v0:
>    Rebase and update reviewed-by

Applied to ppc-for-2.9, replacing the earlier versions.

> 
> 
> Bharata B Rao (3):
>   target-ppc: Add xsaddqp instructions
>   target-ppc: Add xscvdpqp instruction
>   target-ppc: Add xscvqpdp instruction
> 
>  target/ppc/fpu_helper.c             | 109 ++++++++++++++++++++++++++++++++++++
>  target/ppc/helper.h                 |   3 +
>  target/ppc/internal.h               |   1 +
>  target/ppc/translate/vsx-impl.inc.c |   3 +
>  target/ppc/translate/vsx-ops.inc.c  |   3 +
>  5 files changed, 119 insertions(+)
> 

-- 
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 819 bytes --]