From: David Gibson <david@gibson.dropbear.id.au>
To: Nikunj A Dadhania <nikunj@linux.vnet.ibm.com>
Cc: qemu-ppc@nongnu.org, rth@twiddle.net, qemu-devel@nongnu.org,
alex.bennee@linaro.org, programmingkidx@gmail.com,
bharata@linux.vnet.ibm.com
Subject: Re: [Qemu-devel] [PATCH RFC v1 1/3] target/ppc: Emulate LL/SC using cmpxchg helpers
Date: Fri, 7 Apr 2017 15:23:48 +1000 [thread overview]
Message-ID: <20170407052348.GA27571@umbus> (raw)
In-Reply-To: <20170406102249.20383-2-nikunj@linux.vnet.ibm.com>
[-- Attachment #1: Type: text/plain, Size: 3389 bytes --]
On Thu, Apr 06, 2017 at 03:52:47PM +0530, Nikunj A Dadhania wrote:
> Emulating LL/SC with cmpxchg is not correct, since it can suffer from
> the ABA problem. However, portable parallel code is written assuming
> only cmpxchg which means that in practice this is a viable alternative.
>
> Signed-off-by: Nikunj A Dadhania <nikunj@linux.vnet.ibm.com>
> ---
> target/ppc/translate.c | 24 +++++++++++++++++++++---
> 1 file changed, 21 insertions(+), 3 deletions(-)
>
> diff --git a/target/ppc/translate.c b/target/ppc/translate.c
> index b6abc60..a9c733d 100644
> --- a/target/ppc/translate.c
> +++ b/target/ppc/translate.c
> @@ -73,6 +73,7 @@ static TCGv cpu_cfar;
> #endif
> static TCGv cpu_xer, cpu_so, cpu_ov, cpu_ca, cpu_ov32, cpu_ca32;
> static TCGv cpu_reserve;
> +static TCGv cpu_reserve_val;
> static TCGv cpu_fpscr;
> static TCGv_i32 cpu_access_type;
>
> @@ -181,6 +182,9 @@ void ppc_translate_init(void)
> cpu_reserve = tcg_global_mem_new(cpu_env,
> offsetof(CPUPPCState, reserve_addr),
> "reserve_addr");
> + cpu_reserve_val = tcg_global_mem_new(cpu_env,
> + offsetof(CPUPPCState, reserve_val),
> + "reserve_val");
I notice that lqarx is not updated. Does that matter?
> cpu_fpscr = tcg_global_mem_new(cpu_env,
> offsetof(CPUPPCState, fpscr), "fpscr");
> @@ -3023,7 +3027,7 @@ static void gen_##name(DisasContext *ctx) \
> } \
> tcg_gen_qemu_ld_tl(gpr, t0, ctx->mem_idx, memop); \
> tcg_gen_mov_tl(cpu_reserve, t0); \
> - tcg_gen_st_tl(gpr, cpu_env, offsetof(CPUPPCState, reserve_val)); \
> + tcg_gen_mov_tl(cpu_reserve_val, gpr); \
> tcg_temp_free(t0); \
> }
>
> @@ -3156,14 +3160,28 @@ static void gen_conditional_store(DisasContext *ctx, TCGv EA,
> int reg, int memop)
> {
> TCGLabel *l1;
> + TCGv_i32 tmp = tcg_temp_local_new_i32();
> + TCGv t0;
>
> + tcg_gen_movi_i32(tmp, 0);
> tcg_gen_trunc_tl_i32(cpu_crf[0], cpu_so);
> l1 = gen_new_label();
> tcg_gen_brcond_tl(TCG_COND_NE, EA, cpu_reserve, l1);
> - tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], CRF_EQ);
> - tcg_gen_qemu_st_tl(cpu_gpr[reg], EA, ctx->mem_idx, memop);
> +
> + t0 = tcg_temp_new();
> + tcg_gen_atomic_cmpxchg_tl(t0, EA, cpu_reserve_val, cpu_gpr[reg],
> + ctx->mem_idx, DEF_MEMOP(memop));
> + tcg_gen_setcond_tl(TCG_COND_EQ, t0, t0, cpu_reserve_val);
> + tcg_gen_trunc_tl_i32(tmp, t0);
> +
> gen_set_label(l1);
> + tcg_gen_shli_i32(tmp, tmp, CRF_EQ_BIT);
> + tcg_gen_or_i32(cpu_crf[0], cpu_crf[0], tmp);
> tcg_gen_movi_tl(cpu_reserve, -1);
> + tcg_gen_movi_tl(cpu_reserve_val, 0);
> +
> + tcg_temp_free(t0);
> + tcg_temp_free_i32(tmp);
> }
> #endif
>
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 819 bytes --]
next prev parent reply other threads:[~2017-04-07 5:37 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-04-06 10:22 [Qemu-devel] [PATCH RFC v1 0/3] Enable MTTCG on PPC64 Nikunj A Dadhania
2017-04-06 10:22 ` [Qemu-devel] [PATCH RFC v1 1/3] target/ppc: Emulate LL/SC using cmpxchg helpers Nikunj A Dadhania
2017-04-06 15:51 ` Richard Henderson
2017-04-07 5:12 ` Nikunj A Dadhania
2017-04-06 15:53 ` Richard Henderson
2017-04-07 5:14 ` Nikunj A Dadhania
2017-04-07 5:23 ` David Gibson [this message]
2017-04-07 5:42 ` Nikunj A Dadhania
2017-04-06 10:22 ` [Qemu-devel] [PATCH RFC v1 2/3] cputlb: handle first atomic write to the page Nikunj A Dadhania
2017-04-06 15:54 ` Richard Henderson
2017-04-06 10:22 ` [Qemu-devel] [PATCH RFC v1 3/3] target/ppc: Generate fence operations Nikunj A Dadhania
2017-04-06 16:15 ` Richard Henderson
2017-04-07 5:21 ` Nikunj A Dadhania
2017-04-07 18:19 ` Richard Henderson
2017-04-06 13:26 ` [Qemu-devel] [Qemu-ppc] [PATCH RFC v1 0/3] Enable MTTCG on PPC64 Cédric Le Goater
2017-04-06 13:28 ` G 3
2017-04-06 13:32 ` Cédric Le Goater
2017-04-06 13:47 ` G 3
2017-04-06 17:08 ` luigi burdo
2017-04-06 18:06 ` G 3
2017-04-07 5:24 ` Nikunj A Dadhania
2017-04-07 6:07 ` Cédric Le Goater
2017-04-10 16:41 ` Cédric Le Goater
2017-04-10 16:44 ` Nikunj A Dadhania
2017-04-10 16:59 ` Cédric Le Goater
2017-04-10 17:07 ` Nikunj A Dadhania
2017-04-10 17:20 ` Alex Bennée
2017-04-11 12:28 ` Cédric Le Goater
2017-04-11 13:26 ` Benjamin Herrenschmidt
2017-04-11 14:04 ` Alex Bennée
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170407052348.GA27571@umbus \
--to=david@gibson.dropbear.id.au \
--cc=alex.bennee@linaro.org \
--cc=bharata@linux.vnet.ibm.com \
--cc=nikunj@linux.vnet.ibm.com \
--cc=programmingkidx@gmail.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).