From: David Gibson <david@gibson.dropbear.id.au>
To: peter.maydell@linaro.org
Cc: agraf@suse.de, mdroth@linux.vnet.ibm.com, aik@ozlabs.ru,
qemu-devel@nongnu.org, qemu-ppc@nongnu.org, clg@kaod.org,
Thomas Huth <thuth@redhat.com>,
David Gibson <david@gibson.dropbear.id.au>
Subject: [Qemu-devel] [PULL 04/47] hw/ppc/pnv: Classify the "PowerNV Chip" devices as CPU devices
Date: Mon, 24 Apr 2017 11:58:44 +1000 [thread overview]
Message-ID: <20170424015927.8933-5-david@gibson.dropbear.id.au> (raw)
In-Reply-To: <20170424015927.8933-1-david@gibson.dropbear.id.au>
From: Thomas Huth <thuth@redhat.com>
The devices that are derived from TYPE_PNV_CHIP currently show up
as "uncategorized" devices in the help text of "-device ?". Since
they obviously are related to the CPU, let's put them into the
CPU category instead.
Signed-off-by: Thomas Huth <thuth@redhat.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
---
hw/ppc/pnv.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/hw/ppc/pnv.c b/hw/ppc/pnv.c
index 3fa722a..aad7917 100644
--- a/hw/ppc/pnv.c
+++ b/hw/ppc/pnv.c
@@ -723,6 +723,7 @@ static void pnv_chip_class_init(ObjectClass *klass, void *data)
{
DeviceClass *dc = DEVICE_CLASS(klass);
+ set_bit(DEVICE_CATEGORY_CPU, dc->categories);
dc->realize = pnv_chip_realize;
dc->props = pnv_chip_properties;
dc->desc = "PowerNV Chip";
--
2.9.3
next prev parent reply other threads:[~2017-04-24 1:59 UTC|newest]
Thread overview: 61+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-04-24 1:58 [Qemu-devel] [PULL 00/47] ppc-for-2.10 queue 20170424 David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 01/47] target/ppc: Improve accuracy of guest HTM availability on P8s David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 02/47] pseries: Add pseries-2.10 machine type David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 03/47] ppc/spapr: QOM'ify sPAPRRTCState David Gibson
2017-04-24 1:58 ` David Gibson [this message]
2017-04-24 1:58 ` [Qemu-devel] [PULL 05/47] target-ppc: kvm: make use of KVM_CREATE_SPAPR_TCE_64 David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 06/47] spapr: Add ibm, processor-radix-AP-encodings to the device tree David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 07/47] target-ppc: support KVM_CAP_PPC_MMU_RADIX, KVM_CAP_PPC_MMU_HASH_V3 David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 08/47] target/ppc: Add new H-CALL shells for in memory table translation David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 09/47] target/ppc: Implement H_REGISTER_PROCESS_TABLE H_CALL David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 10/47] spapr: move spapr_populate_pa_features() David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 11/47] spapr: Enable ISA 3.0 MMU mode selection via CAS David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 12/47] spapr: Workaround for broken radix guests David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 13/47] target-ppc/kvm: Enable in-kernel TCE acceleration for multi-tce David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 14/47] spapr_pci: Warn when RAM page size is not enabled in IOMMU page mask David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 15/47] spapr_pci: Removed unused include David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 16/47] target/ppc: Add ibm, processor-radix-AP-encodings for TCG David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 17/47] ppc/xics: introduce an 'intc' backlink under PowerPCCPU David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 18/47] spapr: move the IRQ server number mapping under the machine David Gibson
2017-04-24 1:58 ` [Qemu-devel] [PULL 19/47] spapr: allocate the ICPState object from under sPAPRCPUCore David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 20/47] ppc/xics: add a realize() handler to ICPStateClass David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 21/47] ppc/pnv: add a PnvICPState object David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 22/47] ppc/pnv: extend the machine with a XICSFabric interface David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 23/47] ppc/pnv: extend the machine with a InterruptStatsProvider interface David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 24/47] ppc/pnv: create the ICP object under PnvCore David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 25/47] ppc/pnv: add a helper to calculate MMIO addresses registers David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 26/47] ppc/pnv: add memory regions for the ICP registers David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 27/47] ppc/pnv: Add cut down PSI bridge model and hookup external interrupt David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 28/47] ppc/pnv: Add OCC model stub with interrupt support David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 29/47] ppc: add IPMI support David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 30/47] ipmi: use a file to load SDRs David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 31/47] ipmi: provide support for FRUs David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 32/47] ipmi: introduce an ipmi_bmc_sdr_find() API David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 33/47] ipmi: introduce an ipmi_bmc_gen_event() API David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 34/47] target/ppc: Fix size of struct PPCElfPrstatus David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 35/47] spapr: remove the 'nr_servers' field from the machine David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 36/47] ppc/pnv: Add support for POWER8+ LPC Controller David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 37/47] ppc/pnv: enable only one LPC bus David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 38/47] ppc/pnv: scan ISA bus to populate device tree David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 39/47] ppc/pnv: populate device tree for RTC devices David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 40/47] ppc/pnv: populate device tree for serial devices David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 41/47] ppc/pnv: populate device tree for IPMI BT devices David Gibson
2017-06-05 14:33 ` Peter Maydell
2017-06-05 15:36 ` Cédric Le Goater
2017-04-24 1:59 ` [Qemu-devel] [PULL 42/47] ppc/pnv: add initial IPMI sensors for the BMC simulator David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 43/47] ppc/pnv: generate an OEM SEL event on shutdown David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 44/47] spapr-cpu-core: Release ICPState object during CPU unrealization David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 45/47] target/ppc: Flush TLB on write to PIDR David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 46/47] e500, book3s: mfspr 259: Register mapped/aliased SPRG3 user read David Gibson
2017-04-24 1:59 ` [Qemu-devel] [PULL 47/47] target/ppc: Style fixes David Gibson
2017-04-24 3:08 ` [Qemu-devel] [PULL 00/47] ppc-for-2.10 queue 20170424 no-reply
2017-04-24 4:25 ` [Qemu-devel] [Qemu-ppc] " David Gibson
2017-04-24 13:12 ` [Qemu-devel] " Peter Maydell
2017-04-24 14:38 ` Cédric Le Goater
2017-04-25 6:55 ` Cédric Le Goater
2017-04-26 2:38 ` David Gibson
2017-04-26 6:11 ` Cédric Le Goater
2017-04-26 10:46 ` Peter Maydell
2017-04-26 13:15 ` Peter Maydell
2017-04-26 13:32 ` Cédric Le Goater
2017-04-26 13:56 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170424015927.8933-5-david@gibson.dropbear.id.au \
--to=david@gibson.dropbear.id.au \
--cc=agraf@suse.de \
--cc=aik@ozlabs.ru \
--cc=clg@kaod.org \
--cc=mdroth@linux.vnet.ibm.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).