From: David Gibson <david@gibson.dropbear.id.au>
To: "Philippe Mathieu-Daudé" <f4bug@amsat.org>
Cc: BALATON Zoltan <balaton@eik.bme.hu>,
qemu-devel@nongnu.org, qemu-ppc@nongnu.org,
Francois Revol <revol@free.fr>, Alexander Graf <agraf@suse.de>
Subject: Re: [Qemu-devel] [PATCH 13/15] ppc4xx: Add more PLB registers
Date: Wed, 23 Aug 2017 12:40:29 +1000 [thread overview]
Message-ID: <20170823024029.GN5379@umbus.fritz.box> (raw)
In-Reply-To: <1f2ce36c-928b-0631-fdb0-0f413a7a5cb5@amsat.org>
[-- Attachment #1: Type: text/plain, Size: 2834 bytes --]
On Sun, Aug 20, 2017 at 06:58:52PM -0300, Philippe Mathieu-Daudé wrote:
> Hi Zoltan,
>
> On 08/20/2017 02:23 PM, BALATON Zoltan wrote:
> > These registers are present in 440 SoCs (and maybe in others too) and
> > U-Boot accesses them when printing register info. We don't emulate
> > these but add them to avoid crashing when they are read or written.
>
> Your code isn't incorrect but it doesn't sound the right way to fix your
> problem. Your firmware shouldn't *crash* on unimplemented dcr.
>
> Looking at ppc_dcr_read() I see that *valp isn't updated on unimp dcrn,
> while the dcr_read_plb() callback you are using return 0 on unimp (with an
> "avoid gcc warning" misleading comment).
Hrm.. I thought accessing a bad DCR led to a 0x700 exception rather
than just returning a dummy value.
>
> What is the hardware behavior on implemented dcr? return 0? In that case
> this should be used in ppc_dcr_read(), also adding some
> qemu_log_mask(LOG_UNIMP,...) log entry there.
>
> Regards,
>
> Phil.
>
> >
> > Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
> > ---
> > hw/ppc/ppc405_uc.c | 12 +++++++++---
> > 1 file changed, 9 insertions(+), 3 deletions(-)
> >
> > diff --git a/hw/ppc/ppc405_uc.c b/hw/ppc/ppc405_uc.c
> > index e621d0a..8e58065 100644
> > --- a/hw/ppc/ppc405_uc.c
> > +++ b/hw/ppc/ppc405_uc.c
> > @@ -105,9 +105,12 @@ ram_addr_t ppc405_set_bootinfo (CPUPPCState *env, ppc4xx_bd_info_t *bd,
> > /*****************************************************************************/
> > /* Peripheral local bus arbitrer */
> > enum {
> > - PLB0_BESR = 0x084,
> > - PLB0_BEAR = 0x086,
> > - PLB0_ACR = 0x087,
> > + PLB3A0_ACR = 0x077,
> > + PLB4A0_ACR = 0x081,
> > + PLB0_BESR = 0x084,
> > + PLB0_BEAR = 0x086,
> > + PLB0_ACR = 0x087,
> > + PLB4A1_ACR = 0x089,
> > };
> > typedef struct ppc4xx_plb_t ppc4xx_plb_t;
> > @@ -179,9 +182,12 @@ void ppc4xx_plb_init(CPUPPCState *env)
> > ppc4xx_plb_t *plb;
> > plb = g_malloc0(sizeof(ppc4xx_plb_t));
> > + ppc_dcr_register(env, PLB3A0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
> > + ppc_dcr_register(env, PLB4A0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
> > ppc_dcr_register(env, PLB0_ACR, plb, &dcr_read_plb, &dcr_write_plb);
> > ppc_dcr_register(env, PLB0_BEAR, plb, &dcr_read_plb, &dcr_write_plb);
> > ppc_dcr_register(env, PLB0_BESR, plb, &dcr_read_plb, &dcr_write_plb);
> > + ppc_dcr_register(env, PLB4A1_ACR, plb, &dcr_read_plb, &dcr_write_plb);
> > qemu_register_reset(ppc4xx_plb_reset, plb);
> > }
> >
>
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2017-08-23 2:58 UTC|newest]
Thread overview: 66+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-08-20 17:23 [Qemu-devel] [PATCH 00/15] Sam460ex emulation BALATON Zoltan
2017-08-20 17:23 ` [Qemu-devel] [PATCH 09/15] hw/ide: Emulate SiI3112 SATA controller BALATON Zoltan
2017-08-21 21:14 ` John Snow
2017-08-22 11:08 ` BALATON Zoltan
2017-08-22 19:01 ` John Snow
2017-08-22 20:15 ` BALATON Zoltan
2017-08-22 20:21 ` John Snow
2017-08-22 21:54 ` BALATON Zoltan
2017-08-23 0:52 ` David Gibson
2017-08-23 16:16 ` John Snow
2017-08-20 17:23 ` [Qemu-devel] [PATCH 13/15] ppc4xx: Add more PLB registers BALATON Zoltan
2017-08-20 21:58 ` Philippe Mathieu-Daudé
2017-08-20 22:12 ` BALATON Zoltan
2017-08-23 2:40 ` David Gibson [this message]
2017-08-23 2:39 ` David Gibson
2017-08-23 10:16 ` BALATON Zoltan
2017-08-24 2:35 ` David Gibson
2017-08-24 20:28 ` BALATON Zoltan
2017-08-25 5:05 ` David Gibson
2017-08-20 17:23 ` [Qemu-devel] [PATCH 08/15] ppc4xx_i2c: Implement basic I2C functions BALATON Zoltan
2017-08-20 17:23 ` [Qemu-devel] [PATCH 10/15] ppc440: Add emulation of plb-pcix controller found in some 440 SoCs BALATON Zoltan
2017-08-20 22:20 ` Philippe Mathieu-Daudé
2017-08-24 22:12 ` BALATON Zoltan
2017-08-23 0:49 ` David Gibson
2017-08-20 17:23 ` [Qemu-devel] [PATCH 12/15] ppc4xx: Export ECB and PLB emulation BALATON Zoltan
2017-08-23 2:30 ` David Gibson
2017-08-20 17:23 ` [Qemu-devel] [PATCH 14/15] ppc4xx: Add device models found in PPC440 core SoCs BALATON Zoltan
2017-08-23 2:49 ` David Gibson
2017-08-20 17:23 ` [Qemu-devel] [PATCH 02/15] ppc4xx: Make MAL emulation more generic BALATON Zoltan
2017-08-21 10:40 ` David Gibson
2017-08-20 17:23 ` [Qemu-devel] [PATCH 15/15] ppc: Add aCube Sam460ex board BALATON Zoltan
2017-08-20 22:10 ` Philippe Mathieu-Daudé
2017-08-23 4:16 ` David Gibson
2017-08-23 11:12 ` BALATON Zoltan
2017-08-23 11:43 ` François Revol
2017-08-23 12:47 ` BALATON Zoltan
2017-08-23 13:33 ` [Qemu-devel] [Qemu-ppc] " luigi burdo
2017-08-24 2:54 ` [Qemu-devel] " David Gibson
2017-08-24 2:51 ` David Gibson
2017-08-24 21:43 ` BALATON Zoltan
2017-08-24 23:55 ` David Gibson
2017-08-24 2:44 ` David Gibson
2017-08-24 21:37 ` BALATON Zoltan
2017-08-25 0:15 ` David Gibson
2017-08-20 17:23 ` [Qemu-devel] [PATCH 01/15] ppc4xx: Move MAL from ppc405_uc to ppc4xx_devs BALATON Zoltan
2017-08-20 17:23 ` [Qemu-devel] [PATCH 06/15] ppc4xx_i2c: QOMify BALATON Zoltan
2017-08-21 10:50 ` David Gibson
2017-08-20 17:23 ` [Qemu-devel] [PATCH 03/15] ohci: Allow sysbus version to be used as a companion BALATON Zoltan
2017-08-21 4:10 ` David Gibson
2017-08-23 13:58 ` Gerd Hoffmann
2017-08-20 17:23 ` [Qemu-devel] [PATCH 07/15] ppc4xx_i2c: Move to hw/i2c BALATON Zoltan
2017-08-21 10:54 ` David Gibson
2017-08-20 17:23 ` [Qemu-devel] [PATCH 04/15] ehci: Add ppc4xx-ehci for the USB 2.0 controller in embedded PPC SoCs BALATON Zoltan
2017-08-21 4:18 ` David Gibson
2017-08-23 13:57 ` Gerd Hoffmann
2017-08-20 17:23 ` [Qemu-devel] [PATCH 05/15] ppc4xx: Split off 4xx I2C emulation from ppc405_uc to its own file BALATON Zoltan
2017-08-20 17:23 ` [Qemu-devel] [PATCH 11/15] ppc: Add 460EX embedded CPU BALATON Zoltan
2017-08-23 2:28 ` David Gibson
2017-08-23 9:08 ` BALATON Zoltan
2017-08-23 9:20 ` David Gibson
2017-08-27 12:34 ` [Qemu-devel] [Qemu-ppc] [PATCH 00/15] Sam460ex emulation BALATON Zoltan
2017-08-27 16:56 ` [Qemu-devel] Qemu 2.10 rc4 build issue on BE luigi burdo
2017-08-28 9:20 ` [Qemu-devel] [Qemu-ppc] " Thomas Huth
2017-08-28 11:13 ` luigi burdo
2017-08-28 15:56 ` [Qemu-devel] " Eric Blake
2017-08-29 7:34 ` [Qemu-devel] [Qemu-ppc] [PATCH 00/15] Sam460ex emulation David Gibson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170823024029.GN5379@umbus.fritz.box \
--to=david@gibson.dropbear.id.au \
--cc=agraf@suse.de \
--cc=balaton@eik.bme.hu \
--cc=f4bug@amsat.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=revol@free.fr \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).