From: Stafford Horne <shorne@gmail.com>
To: QEMU Development <qemu-devel@nongnu.org>
Cc: Richard Henderson <rth@twiddle.net>,
Richard Henderson <richard.henderson@linaro.org>,
Openrisc <openrisc@lists.librecores.org>,
Stafford Horne <shorne@gmail.com>
Subject: [Qemu-devel] [PATCH v2 0/5] OpenRISC SMP Support
Date: Fri, 13 Oct 2017 22:49:25 +0900 [thread overview]
Message-ID: <20171013134930.32547-1-shorne@gmail.com> (raw)
Hello,
This series adds SMP support for OpenRISC. The platform is based on the
work that Stefan Kristiansson did around 2012 implemented in Verilog and
run on FPGAs. I have been working to upstream this work, these are my QEMU
patches I have been used to help with testing.
I have documented the platform in the OpenRISC 1.2 specification proposal
available here:
https://github.com/stffrdhrn/doc/raw/arch-1.2-proposal/openrisc-arch-1.2-rev0.pdf
My latest kernel patches are available here:
https://github.com/stffrdhrn/linux.git openrisc-4.14-smp-qspinlock-v3
-Stafford
Changes since v1
* Don't numcores and coreid to state suggested by Richard
Stafford Horne (5):
openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC)
target/openrisc: Make coreid and numcores variable
openrisc/cputimer: Perparation for Multicore
openrisc: Initial SMP support
openrisc: Only kick cpu on timeout, not on update
default-configs/or1k-softmmu.mak | 1 +
hw/intc/Makefile.objs | 1 +
hw/intc/ompic.c | 179 +++++++++++++++++++++++++++++++++++++++
hw/openrisc/cputimer.c | 64 ++++++++++----
hw/openrisc/openrisc_sim.c | 84 +++++++++++++-----
target/openrisc/cpu.c | 1 -
target/openrisc/cpu.h | 4 +-
target/openrisc/machine.c | 1 -
target/openrisc/sys_helper.c | 9 +-
9 files changed, 298 insertions(+), 46 deletions(-)
create mode 100644 hw/intc/ompic.c
--
2.13.6
next reply other threads:[~2017-10-13 13:49 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-13 13:49 Stafford Horne [this message]
2017-10-13 13:49 ` [Qemu-devel] [PATCH v2 1/5] openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC) Stafford Horne
2017-10-13 13:49 ` [Qemu-devel] [PATCH v2 2/5] target/openrisc: Make coreid and numcores variable Stafford Horne
2017-10-13 13:58 ` Richard Henderson
2017-10-13 14:31 ` Stafford Horne
2017-10-13 13:49 ` [Qemu-devel] [PATCH v2 3/5] openrisc/cputimer: Perparation for Multicore Stafford Horne
2017-10-13 13:49 ` [Qemu-devel] [PATCH v2 4/5] openrisc: Initial SMP support Stafford Horne
2017-10-13 13:49 ` [Qemu-devel] [PATCH v2 5/5] openrisc: Only kick cpu on timeout, not on update Stafford Horne
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171013134930.32547-1-shorne@gmail.com \
--to=shorne@gmail.com \
--cc=openrisc@lists.librecores.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).