qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: peter.maydell@linaro.org
Subject: [Qemu-devel] [PULL v4 03/43] target/hppa: Disable gateway page emulation for system mode
Date: Sun, 28 Jan 2018 15:14:48 -0800	[thread overview]
Message-ID: <20180128231528.22719-4-richard.henderson@linaro.org> (raw)
In-Reply-To: <20180128231528.22719-1-richard.henderson@linaro.org>

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/hppa/translate.c | 27 +++++++++++++++++----------
 1 file changed, 17 insertions(+), 10 deletions(-)

diff --git a/target/hppa/translate.c b/target/hppa/translate.c
index 31d9a2a31b..8e357cc60c 100644
--- a/target/hppa/translate.c
+++ b/target/hppa/translate.c
@@ -1543,6 +1543,7 @@ static DisasJumpType do_ibranch(DisasContext *ctx, TCGv dest,
     return DISAS_NEXT;
 }
 
+#ifdef CONFIG_USER_ONLY
 /* On Linux, page zero is normally marked execute only + gateway.
    Therefore normal read or write is supposed to fail, but specific
    offsets have kernel code mapped to raise permissions to implement
@@ -1600,6 +1601,7 @@ static DisasJumpType do_page_zero(DisasContext *ctx)
         return DISAS_NORETURN;
     }
 }
+#endif
 
 static DisasJumpType trans_nop(DisasContext *ctx, uint32_t insn,
                                const DisasInsn *di)
@@ -3787,10 +3789,13 @@ static void hppa_tr_translate_insn(DisasContextBase *dcbase, CPUState *cs)
     int i, n;
 
     /* Execute one insn.  */
+#ifdef CONFIG_USER_ONLY
     if (ctx->iaoq_f < TARGET_PAGE_SIZE) {
         ret = do_page_zero(ctx);
         assert(ret != DISAS_NEXT);
-    } else {
+    } else
+#endif
+    {
         /* Always fetch the insn, even if nullified, so that we check
            the page permissions for execute.  */
         uint32_t insn = cpu_ldl_code(env, ctx->iaoq_f);
@@ -3885,25 +3890,27 @@ static void hppa_tr_tb_stop(DisasContextBase *dcbase, CPUState *cs)
 static void hppa_tr_disas_log(const DisasContextBase *dcbase, CPUState *cs)
 {
     TranslationBlock *tb = dcbase->tb;
+    target_ulong pc = tb->pc;
 
-    switch (tb->pc) {
+#ifdef CONFIG_USER_ONLY
+    switch (pc) {
     case 0x00:
         qemu_log("IN:\n0x00000000:  (null)\n");
-        break;
+        return;
     case 0xb0:
         qemu_log("IN:\n0x000000b0:  light-weight-syscall\n");
-        break;
+        return;
     case 0xe0:
         qemu_log("IN:\n0x000000e0:  set-thread-pointer-syscall\n");
-        break;
+        return;
     case 0x100:
         qemu_log("IN:\n0x00000100:  syscall\n");
-        break;
-    default:
-        qemu_log("IN: %s\n", lookup_symbol(tb->pc));
-        log_target_disas(cs, tb->pc, tb->size);
-        break;
+        return;
     }
+#endif
+
+    qemu_log("IN: %s\n", lookup_symbol(pc));
+    log_target_disas(cs, pc, tb->size);
 }
 
 static const TranslatorOps hppa_tr_ops = {
-- 
2.14.3

  parent reply	other threads:[~2018-01-28 23:15 UTC|newest]

Thread overview: 46+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-01-28 23:14 [Qemu-devel] [PULL v4 00/43] hppa-softmmu Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 01/43] target/hppa: Skeleton support for hppa-softmmu Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 02/43] target/hppa: Define the rest of the PSW Richard Henderson
2018-01-28 23:14 ` Richard Henderson [this message]
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 04/43] target/hppa: Define hardware exception types Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 05/43] target/hppa: Split address size from register size Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 06/43] target/hppa: Implement mmu_idx from IA privilege level Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 07/43] target/hppa: Implement the system mask instructions Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 08/43] target/hppa: Add space registers Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 09/43] target/hppa: Add control registers Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 10/43] target/hppa: Adjust insn mask for mfctl, w Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 11/43] target/hppa: Implement rfi Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 12/43] target/hppa: Fill in hppa_cpu_do_interrupt/hppa_cpu_exec_interrupt Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 13/43] target/hppa: Implement unaligned access trap Richard Henderson
2018-01-28 23:14 ` [Qemu-devel] [PULL v4 14/43] target/hppa: Use space registers in data operations Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 15/43] target/hppa: Avoid privilege level decrease during branches Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 16/43] target/hppa: Implement IASQ Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 17/43] target/hppa: Implement tlb_fill Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 18/43] target/hppa: Implement external interrupts Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 19/43] target/hppa: Implement the interval timer Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 20/43] target/hppa: Log unimplemented instructions Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 21/43] target/hppa: Implement I*TLBA and I*TLBP insns Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 22/43] target/hppa: Implement P*TLB and P*TLBE insns Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 23/43] target/hppa: Implement LDWA Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 24/43] target/hppa: Implement LPA Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 25/43] target/hppa: Implement LCI Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 26/43] target/hppa: Implement SYNCDMA insn Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 27/43] target/hppa: Implement halt and reset instructions Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 28/43] target/hppa: Optimize for flat addressing space Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 29/43] target/hppa: Add system registers to gdbstub Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 30/43] target/hppa: Add migration for the cpu Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 31/43] target/hppa: Implement B,GATE insn Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 32/43] target/hppa: Only use EXCP_DTLB_MISS Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 33/43] target/hppa: Increase number of temp regs Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 34/43] target/hppa: Fix comment Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 35/43] target/hppa: Implement LDSID for system mode Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 36/43] target/hppa: Implement a pause instruction Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 37/43] target/hppa: Implement STWA Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 38/43] target/hppa: Enable MTTCG Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 39/43] hw/hppa: Implement DINO system board Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 40/43] pc-bios: Add hppa-firmware.img and git submodule Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 41/43] hw/hppa: Add MAINTAINERS entry Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 42/43] target/hppa: Fix 32-bit operand masks for 0E FCVT Richard Henderson
2018-01-28 23:15 ` [Qemu-devel] [PULL v4 43/43] target/hppa: Implement PROBE for system mode Richard Henderson
2018-01-28 23:59 ` [Qemu-devel] [PULL v4 00/43] hppa-softmmu no-reply
2018-01-29 13:12 ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180128231528.22719-4-richard.henderson@linaro.org \
    --to=richard.henderson@linaro.org \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).