qemu-devel.nongnu.org archive mirror
 help / color / mirror / Atom feed
From: "Philippe Mathieu-Daudé" <f4bug@amsat.org>
To: Paolo Bonzini <pbonzini@redhat.com>,
	Stefan Hajnoczi <stefanha@redhat.com>,
	Peter Maydell <peter.maydell@linaro.org>
Cc: "Philippe Mathieu-Daudé" <f4bug@amsat.org>,
	qemu-devel@nongnu.org,
	"Alistair Francis" <alistair.francis@xilinx.com>,
	"Edgar E . Iglesias" <edgar.iglesias@xilinx.com>
Subject: [Qemu-devel] [PATCH v10 05/16] sdhci: add a check_capab_sdma() qtest
Date: Wed,  7 Feb 2018 15:19:18 -0300	[thread overview]
Message-ID: <20180207181929.8701-6-f4bug@amsat.org> (raw)
In-Reply-To: <20180207181929.8701-1-f4bug@amsat.org>

Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Stefan Hajnoczi <stefanha@redhat.com>
---
 tests/sdhci-test.c | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/tests/sdhci-test.c b/tests/sdhci-test.c
index 45caf66455..4b901b6cf1 100644
--- a/tests/sdhci-test.c
+++ b/tests/sdhci-test.c
@@ -15,6 +15,7 @@
 
 #define SDHC_CAPAB                      0x40
 FIELD(SDHC_CAPAB, BASECLKFREQ,               8, 8); /* since v2 */
+FIELD(SDHC_CAPAB, SDMA,                     22, 1);
 #define SDHC_HCVER                      0xFE
 
 static const struct sdhci_t {
@@ -106,6 +107,15 @@ static void check_capab_baseclock(QSDHCI *s, uintptr_t addr, uint8_t expec_freq)
     g_assert_cmpuint(capab_freq, ==, expec_freq);
 }
 
+static void check_capab_sdma(QSDHCI *s, uintptr_t addr, bool supported)
+{
+    uint64_t capab, capab_sdma;
+
+    capab = sdhci_readq(s, addr, SDHC_CAPAB);
+    capab_sdma = FIELD_EX64(capab, SDHC_CAPAB, SDMA);
+    g_assert_cmpuint(capab_sdma, ==, supported);
+}
+
 static QSDHCI *machine_start(const struct sdhci_t *test)
 {
     QSDHCI *s = g_new0(QSDHCI, 1);
@@ -152,6 +162,7 @@ static void test_machine(const void *data)
 
     check_capab_capareg(s, test->sdhci.addr, test->sdhci.capab.reg);
     check_capab_readonly(s, test->sdhci.addr);
+    check_capab_sdma(s, test->sdhci.addr, test->sdhci.capab.sdma);
     check_capab_baseclock(s, test->sdhci.addr, test->sdhci.baseclock);
 
     machine_stop(s);
-- 
2.16.1

  parent reply	other threads:[~2018-02-07 18:19 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-02-07 18:19 [Qemu-devel] [PATCH v10 00/16] SDHCI: clean v1/v2 Specs (part 2) Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 01/16] sdhci: use error_propagate(local_err) in realize() Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 02/16] sdhci: add qtest to check the SD capabilities register Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 03/16] sdhci: add check_capab_readonly() qtest Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 04/16] sdhci: add a check_capab_baseclock() qtest Philippe Mathieu-Daudé
2018-02-07 18:19 ` Philippe Mathieu-Daudé [this message]
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 06/16] sdhci: add qtest to check the SD Spec version Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 07/16] sdhci: add a 'spec_version property' (default to v2) Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 08/16] sdhci: use a numeric value for the default CAPAB register Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 09/16] sdhci: simplify sdhci_get_fifolen() Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 10/16] sdhci: check the Spec v1 capabilities correctness Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 12/16] sdhci: Fix 64-bit ADMA2 Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 13/16] sdhci: check Spec v2 capabilities (DMA and 64-bit bus) Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 14/16] hw/arm/exynos4210: access the 64-bit capareg with qdev_prop_set_uint64() Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 15/16] hw/arm/exynos4210: add a comment about a very similar SDHCI (Spec. v2) Philippe Mathieu-Daudé
2018-02-07 18:19 ` [Qemu-devel] [PATCH v10 16/16] hw/arm/xilinx_zynq: fix the capabilities register to match the datasheet Philippe Mathieu-Daudé
2018-02-07 19:11 ` [Qemu-devel] [PATCH v10 00/16] SDHCI: clean v1/v2 Specs (part 2) Alistair Francis

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180207181929.8701-6-f4bug@amsat.org \
    --to=f4bug@amsat.org \
    --cc=alistair.francis@xilinx.com \
    --cc=edgar.iglesias@xilinx.com \
    --cc=pbonzini@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-devel@nongnu.org \
    --cc=stefanha@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).