From: David Brenken <david.brenken@efs-auto.org>
To: qemu-devel@nongnu.org
Cc: kbastian@mail.uni-paderborn.de,
David Brenken <david.brenken@efs-auto.de>,
Georg Hofstetter <georg.hofstetter@efs-auto.de>,
Florian Artmeier <florian.artmeier@efs-auto.de>
Subject: [Qemu-devel] [PATCH 1/5] tricore: added some missing cpu instructions
Date: Mon, 19 Feb 2018 07:18:23 +0100 [thread overview]
Message-ID: <20180219061827.2112-2-david.brenken@efs-auto.org> (raw)
In-Reply-To: <20180219061827.2112-1-david.brenken@efs-auto.org>
From: David Brenken <david.brenken@efs-auto.de>
Signed-off-by: David Brenken <david.brenken@efs-auto.de>
Signed-off-by: Georg Hofstetter <georg.hofstetter@efs-auto.de>
Signed-off-by: Florian Artmeier <florian.artmeier@efs-auto.de>
---
target/tricore/translate.c | 22 ++++++++++++++++++++++
target/tricore/tricore-opcodes.h | 4 ++++
2 files changed, 26 insertions(+)
diff --git a/target/tricore/translate.c b/target/tricore/translate.c
index 4e5b083..959697f 100644
--- a/target/tricore/translate.c
+++ b/target/tricore/translate.c
@@ -3389,10 +3389,18 @@ static void gen_compute_branch(DisasContext *ctx, uint32_t opc, int r1,
gen_branch_cond(ctx, TCG_COND_EQ, cpu_gpr_d[r1], cpu_gpr_d[15],
offset);
break;
+ case OPC1_16_SBR_JEQ2:
+ gen_branch_cond(ctx, TCG_COND_EQ, cpu_gpr_d[r1], cpu_gpr_d[15],
+ offset + 16);
+ break;
case OPC1_16_SBR_JNE:
gen_branch_cond(ctx, TCG_COND_NE, cpu_gpr_d[r1], cpu_gpr_d[15],
offset);
break;
+ case OPC1_16_SBR_JNE2:
+ gen_branch_cond(ctx, TCG_COND_NE, cpu_gpr_d[r1], cpu_gpr_d[15],
+ offset + 16);
+ break;
case OPC1_16_SBR_JNZ:
gen_branch_condi(ctx, TCG_COND_NE, cpu_gpr_d[r1], 0, offset);
break;
@@ -4089,6 +4097,10 @@ static void decode_16Bit_opc(CPUTriCoreState *env, DisasContext *ctx)
gen_offset_ld(ctx, cpu_gpr_d[r1], cpu_gpr_a[15], const16 * 4, MO_LESL);
break;
/* SB-format */
+ case OPC1_16_SB_JNE:
+ address = MASK_OP_SBC_DISP4(ctx->opcode);
+ gen_compute_branch(ctx, op1, 0, 0, 0, address);
+ break;
case OPC1_16_SB_CALL:
case OPC1_16_SB_J:
case OPC1_16_SB_JNZ:
@@ -4122,6 +4134,7 @@ static void decode_16Bit_opc(CPUTriCoreState *env, DisasContext *ctx)
break;
/* SBR-format */
case OPC1_16_SBR_JEQ:
+ case OPC1_16_SBR_JEQ2:
case OPC1_16_SBR_JGEZ:
case OPC1_16_SBR_JGTZ:
case OPC1_16_SBR_JLEZ:
@@ -6256,6 +6269,15 @@ static void decode_rr_accumulator(CPUTriCoreState *env, DisasContext *ctx)
generate_trap(ctx, TRAPC_INSN_ERR, TIN2_IOPC);
}
break;
+ case OPC2_32_RR_MOVS_64:
+ if (tricore_feature(env, TRICORE_FEATURE_16)) {
+ CHECK_REG_PAIR(r3);
+ tcg_gen_mov_tl(cpu_gpr_d[r3], cpu_gpr_d[r2]);
+ tcg_gen_sari_tl(cpu_gpr_d[r3 + 1], cpu_gpr_d[r2], 31);
+ } else {
+ generate_trap(ctx, TRAPC_INSN_ERR, TIN2_IOPC);
+ }
+ break;
case OPC2_32_RR_NE:
tcg_gen_setcond_tl(TCG_COND_NE, cpu_gpr_d[r3], cpu_gpr_d[r1],
cpu_gpr_d[r2]);
diff --git a/target/tricore/tricore-opcodes.h b/target/tricore/tricore-opcodes.h
index 08394b8..600785e 100644
--- a/target/tricore/tricore-opcodes.h
+++ b/target/tricore/tricore-opcodes.h
@@ -313,6 +313,7 @@ enum {
OPC1_16_SBC_JEQ = 0x1e,
OPC1_16_SBC_JEQ2 = 0x9e,
OPC1_16_SBR_JEQ = 0x3e,
+ OPC1_16_SBR_JEQ2 = 0xbe,
OPC1_16_SBR_JGEZ = 0xce,
OPC1_16_SBR_JGTZ = 0x4e,
OPC1_16_SR_JI = 0xdc,
@@ -321,11 +322,13 @@ enum {
OPC1_16_SBC_JNE = 0x5e,
OPC1_16_SBC_JNE2 = 0xde,
OPC1_16_SBR_JNE = 0x7e,
+ OPC1_16_SBR_JNE2 = 0xfe,
OPC1_16_SB_JNZ = 0xee,
OPC1_16_SBR_JNZ = 0xf6,
OPC1_16_SBR_JNZ_A = 0x7c,
OPC1_16_SBRN_JNZ_T = 0xae,
OPC1_16_SB_JZ = 0x6e,
+ OPC1_16_SB_JNE = 0xfe,
OPC1_16_SBR_JZ = 0x76,
OPC1_16_SBR_JZ_A = 0xbc,
OPC1_16_SBRN_JZ_T = 0x2e,
@@ -1064,6 +1067,7 @@ enum {
OPC2_32_RR_MIN_H = 0x78,
OPC2_32_RR_MIN_HU = 0x79,
OPC2_32_RR_MOV = 0x1f,
+ OPC2_32_RR_MOVS_64 = 0x80,
OPC2_32_RR_MOV_64 = 0x81,
OPC2_32_RR_NE = 0x11,
OPC2_32_RR_OR_EQ = 0x27,
--
2.7.4
next prev parent reply other threads:[~2018-02-19 6:19 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-19 6:18 [Qemu-devel] [PATCH 0/5] tricore: added small features + fixed wrong masks David Brenken
2018-02-19 6:18 ` David Brenken [this message]
2018-02-20 15:48 ` [Qemu-devel] [PATCH 1/5] tricore: added some missing cpu instructions Bastian Koppelmann
2018-02-19 6:18 ` [Qemu-devel] [PATCH 2/5] tricore: added CORE_ID David Brenken
2018-02-20 15:53 ` Bastian Koppelmann
2018-02-19 6:18 ` [Qemu-devel] [PATCH 3/5] tricore: fixed wrong masking of IE David Brenken
2018-02-20 15:59 ` Bastian Koppelmann
2018-02-19 6:18 ` [Qemu-devel] [PATCH 4/5] tricore: fixed wrong mask of PCXI_PIE David Brenken
2018-02-20 16:03 ` Bastian Koppelmann
2018-02-19 6:18 ` [Qemu-devel] [PATCH 5/5] tricore: fixed wrong shifting of PCXI PIE David Brenken
2018-02-20 15:48 ` [Qemu-devel] [PATCH 0/5] tricore: added small features + fixed wrong masks Bastian Koppelmann
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180219061827.2112-2-david.brenken@efs-auto.org \
--to=david.brenken@efs-auto.org \
--cc=david.brenken@efs-auto.de \
--cc=florian.artmeier@efs-auto.de \
--cc=georg.hofstetter@efs-auto.de \
--cc=kbastian@mail.uni-paderborn.de \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).