From: David Gibson <david@gibson.dropbear.id.au>
To: wei.guo.simon@gmail.com
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org,
Alexander Graf <agraf@suse.de>
Subject: Re: [Qemu-devel] [PATCH] PowerPC: Add TM bits into msr_mask
Date: Mon, 5 Mar 2018 17:22:33 +1100 [thread overview]
Message-ID: <20180305062233.GL2650@umbus.fritz.box> (raw)
In-Reply-To: <1519782697-13100-1-git-send-email-wei.guo.simon@gmail.com>
[-- Attachment #1: Type: text/plain, Size: 1981 bytes --]
On Wed, Feb 28, 2018 at 09:51:37AM +0800, wei.guo.simon@gmail.com wrote:
> From: Simon Guo <wei.guo.simon@gmail.com>
>
> During migration, cpu_post_load() will use msr_mask to determine which
> PPC MSR bits will be sync to the target side. Hardware Transaction
> Memory(HTM) has been supported since Power8. This patch adds TM/TS bits
> into msr_mask for Power8, so that transactional application can be
> migrated across qemu.
>
> Signed-off-by: Simon Guo <wei.guo.simon@gmail.com>
Sorry I've taken a while to respond to this.
This addresses a real bug, but doesn't get the details quite right.
First, the MSR_TM bit is *already* included in the msr_mask for POWER8
(it's a little above the context for this patch), though TS0 and TS1
were not.
Second, all MSR bits are sent to the far side, it's just that without
them in the MSR mask they'll be dropped instead of re-inserted into
KVM. That's the only reason the msr_mask is relevant to KVM (and TCG
doesn't support HTM anyway). The commit message needs to make that clearer.
> ---
> target/ppc/translate_init.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/target/ppc/translate_init.c b/target/ppc/translate_init.c
> index 55c99c9..a438721 100644
> --- a/target/ppc/translate_init.c
> +++ b/target/ppc/translate_init.c
> @@ -8689,6 +8689,9 @@ POWERPC_FAMILY(POWER8)(ObjectClass *oc, void *data)
> (1ull << MSR_DR) |
> (1ull << MSR_PMM) |
> (1ull << MSR_RI) |
> + (1ull << MSR_TM) |
> + (1ull << MSR_TS0) |
> + (1ull << MSR_TS1) |
> (1ull << MSR_LE);
> pcc->mmu_model = POWERPC_MMU_2_07;
> #if defined(CONFIG_SOFTMMU)
--
David Gibson | I'll have my music baroque, and my code
david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_
| _way_ _around_!
http://www.ozlabs.org/~dgibson
[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]
next prev parent reply other threads:[~2018-03-05 6:22 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-28 1:51 [Qemu-devel] [PATCH] PowerPC: Add TM bits into msr_mask wei.guo.simon
2018-03-05 6:22 ` David Gibson [this message]
2018-03-05 11:02 ` Simon Guo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180305062233.GL2650@umbus.fritz.box \
--to=david@gibson.dropbear.id.au \
--cc=agraf@suse.de \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=wei.guo.simon@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).