From: John Snow <jsnow@redhat.com>
To: qemu-devel@nongnu.org, qemu-block@nongnu.org
Cc: f4bug@amsat.org, John Snow <jsnow@redhat.com>
Subject: [Qemu-devel] [PATCH v2 07/16] ahci: make port write traces more descriptive
Date: Thu, 31 May 2018 18:28:26 -0400 [thread overview]
Message-ID: <20180531222835.16558-8-jsnow@redhat.com> (raw)
In-Reply-To: <20180531222835.16558-1-jsnow@redhat.com>
Signed-off-by: John Snow <jsnow@redhat.com>
---
hw/ide/ahci.c | 8 +++++++-
hw/ide/trace-events | 3 ++-
2 files changed, 9 insertions(+), 2 deletions(-)
diff --git a/hw/ide/ahci.c b/hw/ide/ahci.c
index efecf849a9..01463f0f51 100644
--- a/hw/ide/ahci.c
+++ b/hw/ide/ahci.c
@@ -27,6 +27,7 @@
#include "hw/pci/pci.h"
#include "qemu/error-report.h"
+#include "qemu/log.h"
#include "sysemu/block-backend.h"
#include "sysemu/dma.h"
#include "hw/ide/internal.h"
@@ -284,8 +285,8 @@ static void ahci_port_write(AHCIState *s, int port, int offset, uint32_t val)
AHCIPortRegs *pr = &s->dev[port].port_regs;
enum AHCIPortReg regnum = offset / sizeof(uint32_t);
assert(regnum < (AHCI_PORT_ADDR_OFFSET_LEN / sizeof(uint32_t)));
+ trace_ahci_port_write(s, port, AHCIPortReg_lookup[regnum], offset, val);
- trace_ahci_port_write(s, port, offset, val);
switch (regnum) {
case AHCI_PORT_REG_LST_ADDR:
pr->lst_addr = val;
@@ -355,6 +356,11 @@ static void ahci_port_write(AHCIState *s, int port, int offset, uint32_t val)
check_cmd(s, port);
break;
default:
+ trace_ahci_port_write_unimpl(s, port, AHCIPortReg_lookup[regnum],
+ offset, val);
+ qemu_log_mask(LOG_UNIMP, "Attempted write to unimplemented register: "
+ "AHCI port %d register %s, offset 0x%x: 0x%"PRIu32,
+ port, AHCIPortReg_lookup[regnum], offset, val);
break;
}
}
diff --git a/hw/ide/trace-events b/hw/ide/trace-events
index 0db18d8271..1efbbb8114 100644
--- a/hw/ide/trace-events
+++ b/hw/ide/trace-events
@@ -69,7 +69,8 @@ ahci_irq_raise(void *s) "ahci(%p): raise irq"
ahci_irq_lower(void *s) "ahci(%p): lower irq"
ahci_check_irq(void *s, uint32_t old, uint32_t new) "ahci(%p): check irq 0x%08x --> 0x%08x"
ahci_trigger_irq(void *s, int port, const char *name, uint32_t val, uint32_t old, uint32_t new, uint32_t effective) "ahci(%p)[%d]: trigger irq +%s (0x%08x); irqstat: 0x%08x --> 0x%08x; effective: 0x%08x"
-ahci_port_write(void *s, int port, int offset, uint32_t val) "ahci(%p)[%d]: port write @ 0x%x: 0x%08x"
+ahci_port_write(void *s, int port, const char *reg, int offset, uint32_t val) "ahci(%p)[%d]: port write [reg:%s] @ 0x%x: 0x%08x"
+ahci_port_write_unimpl(void *s, int port, const char *reg, int offset, uint32_t val) "ahci(%p)[%d]: unimplemented port write [reg:%s] @ 0x%x: 0x%08x"
ahci_mem_read_32(void *s, uint64_t addr, uint32_t val) "ahci(%p): mem read @ 0x%"PRIx64": 0x%08x"
ahci_mem_read(void *s, unsigned size, uint64_t addr, uint64_t val) "ahci(%p): read%u @ 0x%"PRIx64": 0x%016"PRIx64
ahci_mem_write(void *s, unsigned size, uint64_t addr, uint64_t val) "ahci(%p): write%u @ 0x%"PRIx64": 0x%016"PRIx64
--
2.14.3
next prev parent reply other threads:[~2018-05-31 22:28 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-31 22:28 [Qemu-devel] [PATCH v2 00/16] AHCI: tracing improvements John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 01/16] ahci: add port register enumeration John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 02/16] ahci: modify ahci_port_read to use register numbers John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 03/16] ahci: make port read traces more descriptive John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 04/16] ahci: fix spacing damage on ahci_port_write John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 05/16] ahci: combine identical clauses in port write John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 06/16] ahci: modify ahci_port_write to use register numbers John Snow
2018-05-31 22:28 ` John Snow [this message]
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 08/16] ahci: delete old port register address definitions John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 09/16] ahci: add host register enumeration John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 10/16] ahci: fix host register max address John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 11/16] ahci: modify ahci_mem_read_32 to work on register numbers John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 12/16] ahci: make mem_read_32 traces more descriptive John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 13/16] ahci: fix spacing damage on ahci_mem_write John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 14/16] ahci: adjust ahci_mem_write to work on registers John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 15/16] ahci: delete old host register address definitions John Snow
2018-05-31 22:28 ` [Qemu-devel] [PATCH v2 16/16] ahci: make ahci_mem_write traces more descriptive John Snow
2018-05-31 22:47 ` [Qemu-devel] [PATCH v2 00/16] AHCI: tracing improvements no-reply
2018-05-31 23:39 ` John Snow
2018-05-31 22:49 ` no-reply
2018-05-31 23:48 ` John Snow
2018-05-31 23:24 ` Philippe Mathieu-Daudé
2018-05-31 23:26 ` John Snow
2018-06-01 0:01 ` John Snow
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180531222835.16558-8-jsnow@redhat.com \
--to=jsnow@redhat.com \
--cc=f4bug@amsat.org \
--cc=qemu-block@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).