From: "Alex Bennée" <alex.bennee@linaro.org>
To: peter.maydell@linaro.org
Cc: qemu-arm@nongnu.org, qemu-devel@nongnu.org,
richard.henderson@linaro.org,
"Alex Bennée" <alex.bennee@linaro.org>
Subject: [Qemu-devel] [RISU PATCH v4 00/22] ARM SVE support for RISU
Date: Fri, 22 Jun 2018 15:11:43 +0100 [thread overview]
Message-ID: <20180622141205.16306-1-alex.bennee@linaro.org> (raw)
Hi Peter,
Not much different from v3 apart from the last SVE register dump patch
is now fatter with stuff that was from the handle variable VQ series.
The binary format has stayed the same and we have a current test set
for SVE at:
http://people.linaro.org/~alex.bennee/testcases/arm64.risu/sve-all-short-v83+sve.tar.xz
Unless you have any comments I reckon these are ready to be merged.
Alex Bennée (16):
risu_reginfo_aarch64: include signal.h for FPSIMD_MAGIC
comms: include header for writev
build-all-arches: expand the range of docker images
build-all-arches: do a distclean $(SRC) configured
risu: add zlib indication to help text
Makefile: include risu_reginfo_$(ARCH) in HDRS
risugen: add --sve support
contrib/generate_all.sh: allow passing of arguments to risugen
risu: move optional args to each architecture
risu_reginfo_aarch64: drop stray ;
risu_reginfo_aarch64: unionify VFP regs
risu_reginfo: introduce reginfo_size()
risu_reginfo_aarch64: left justify regnums and drop masks
risu_reginfo_aarch64: add support for copying SVE register state
risu_reginfo_aarch64: add SVE support to reginfo_dump_mismatch
risu_reginfo_aarch64: handle variable VQ
Richard Henderson (6):
risugen: Initialize sve predicates with random data
risugen: use fewer insns for aarch64 immediate load
risugen: add reg_plus_imm_pl and reg_plus_imm_vl address helpers
risugen: add dtype_msz address helper
risu: add process_arch_opt
risu_reginfo_aarch64: limit SVE_VQ_MAX to current architecture
Makefile | 5 +-
build-all-archs | 12 +-
comms.c | 1 +
contrib/generate_all.sh | 14 +-
reginfo.c | 6 +-
risu.c | 51 ++++---
risu.h | 12 +-
risu_reginfo_aarch64.c | 308 +++++++++++++++++++++++++++++++++++-----
risu_reginfo_aarch64.h | 31 +++-
risu_reginfo_arm.c | 22 +++
risu_reginfo_m68k.c | 14 ++
risu_reginfo_ppc64.c | 14 ++
risugen | 3 +
risugen_arm.pm | 243 ++++++++++++++++++++++++++++---
14 files changed, 649 insertions(+), 87 deletions(-)
--
2.17.1
next reply other threads:[~2018-06-22 14:12 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-22 14:11 Alex Bennée [this message]
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 01/22] risu_reginfo_aarch64: include signal.h for FPSIMD_MAGIC Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 02/22] comms: include header for writev Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 03/22] build-all-arches: expand the range of docker images Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 04/22] build-all-arches: do a distclean $(SRC) configured Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 05/22] risu: add zlib indication to help text Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 06/22] Makefile: include risu_reginfo_$(ARCH) in HDRS Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 07/22] risugen: add --sve support Alex Bennée
2018-06-24 22:43 ` Richard Henderson
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 08/22] risugen: Initialize sve predicates with random data Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 09/22] risugen: use fewer insns for aarch64 immediate load Alex Bennée
2018-06-24 22:45 ` Richard Henderson
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 10/22] risugen: add reg_plus_imm_pl and reg_plus_imm_vl address helpers Alex Bennée
2018-06-24 22:49 ` Richard Henderson
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 11/22] risugen: add dtype_msz address helper Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 12/22] contrib/generate_all.sh: allow passing of arguments to risugen Alex Bennée
2018-06-24 22:53 ` Richard Henderson
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 13/22] risu: move optional args to each architecture Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 14/22] risu: add process_arch_opt Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 15/22] risu_reginfo_aarch64: drop stray ; Alex Bennée
2018-06-22 14:11 ` [Qemu-devel] [RISU PATCH v4 16/22] risu_reginfo_aarch64: unionify VFP regs Alex Bennée
2018-06-22 14:12 ` [Qemu-devel] [RISU PATCH v4 17/22] risu_reginfo: introduce reginfo_size() Alex Bennée
2018-06-22 14:12 ` [Qemu-devel] [RISU PATCH v4 18/22] risu_reginfo_aarch64: left justify regnums and drop masks Alex Bennée
2018-06-22 14:12 ` [Qemu-devel] [RISU PATCH v4 19/22] risu_reginfo_aarch64: add support for copying SVE register state Alex Bennée
2018-06-22 14:12 ` [Qemu-devel] [RISU PATCH v4 20/22] risu_reginfo_aarch64: add SVE support to reginfo_dump_mismatch Alex Bennée
2018-06-24 22:58 ` Richard Henderson
2018-06-22 14:12 ` [Qemu-devel] [RISU PATCH v4 21/22] risu_reginfo_aarch64: limit SVE_VQ_MAX to current architecture Alex Bennée
2018-06-22 14:12 ` [Qemu-devel] [RISU PATCH v4 22/22] risu_reginfo_aarch64: handle variable VQ Alex Bennée
2018-06-24 23:04 ` Richard Henderson
2018-07-02 12:52 ` [Qemu-devel] [RISU PATCH v4 00/22] ARM SVE support for RISU Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180622141205.16306-1-alex.bennee@linaro.org \
--to=alex.bennee@linaro.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).