From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-arm@nongnu.org, qemu-devel@nongnu.org
Cc: patches@linaro.org, Luc Michel <luc.michel@greensocs.com>
Subject: [Qemu-devel] [PATCH 6/9] hw/arm/fsl-imx6ul: Connect VIRQ and VFIQ
Date: Tue, 21 Aug 2018 14:28:08 +0100 [thread overview]
Message-ID: <20180821132811.17675-7-peter.maydell@linaro.org> (raw)
In-Reply-To: <20180821132811.17675-1-peter.maydell@linaro.org>
Connect the VIRQ and VFIQ lines from the GIC to the CPU;
these exist always for both CPU and GIC whether the
virtualization extensions are enabled or not, so we
can just unconditionally connect them.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
hw/arm/fsl-imx7.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/hw/arm/fsl-imx7.c b/hw/arm/fsl-imx7.c
index d5e26855a55..7663ad68610 100644
--- a/hw/arm/fsl-imx7.c
+++ b/hw/arm/fsl-imx7.c
@@ -209,6 +209,10 @@ static void fsl_imx7_realize(DeviceState *dev, Error **errp)
sysbus_connect_irq(sbd, i, irq);
irq = qdev_get_gpio_in(d, ARM_CPU_FIQ);
sysbus_connect_irq(sbd, i + smp_cpus, irq);
+ irq = qdev_get_gpio_in(d, ARM_CPU_VIRQ);
+ sysbus_connect_irq(sbd, i + 2 * smp_cpus, irq);
+ irq = qdev_get_gpio_in(d, ARM_CPU_VFIQ);
+ sysbus_connect_irq(sbd, i + 3 * smp_cpus, irq);
}
/*
--
2.18.0
next prev parent reply other threads:[~2018-08-21 13:28 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-08-21 13:28 [Qemu-devel] [PATCH 0/9] arm: Wire up GICv2 virt support on A15/A7 boards Peter Maydell
2018-08-21 13:28 ` [Qemu-devel] [PATCH 1/9] hw/intc/arm_gic: Document QEMU interface Peter Maydell
2018-08-22 8:15 ` Luc Michel
2018-08-23 10:15 ` Peter Maydell
2018-08-21 13:28 ` [Qemu-devel] [PATCH 2/9] hw/intc/arm_gic: Make per-cpu GICH memory regions 0x200 bytes large Peter Maydell
2018-08-22 8:17 ` Luc Michel
2018-08-21 13:28 ` [Qemu-devel] [PATCH 3/9] hw/arm/vexpress: Connect VIRQ and VFIQ Peter Maydell
2018-08-22 8:26 ` Luc Michel
2018-08-21 13:28 ` [Qemu-devel] [PATCH 4/9] hw/arm/highbank: " Peter Maydell
2018-08-22 8:26 ` Luc Michel
2018-08-21 13:28 ` [Qemu-devel] [PATCH 5/9] hw/arm/fsl-imx6ul: " Peter Maydell
2018-08-22 8:26 ` Luc Michel
2018-08-21 13:28 ` Peter Maydell [this message]
2018-08-22 8:26 ` [Qemu-devel] [PATCH 6/9] " Luc Michel
2018-08-21 13:28 ` [Qemu-devel] [PATCH 7/9] hw/cpu/a15mpcore: If CPU has EL2, enable it on the GIC and wire it up Peter Maydell
2018-08-22 8:27 ` Luc Michel
2018-08-21 13:28 ` [Qemu-devel] [PATCH 8/9] hw/arm/vexpress: Don't set info->secure_boot if CPU doesn't have EL3 Peter Maydell
2018-08-22 8:27 ` Luc Michel
2018-08-21 13:28 ` [Qemu-devel] [PATCH 9/9] hw/arm/vexpress: Add "virtualization" property controlling presence of EL2 Peter Maydell
2018-08-22 8:27 ` Luc Michel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180821132811.17675-7-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=luc.michel@greensocs.com \
--cc=patches@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).